JPH026685Y2 - - Google Patents
Info
- Publication number
- JPH026685Y2 JPH026685Y2 JP19695084U JP19695084U JPH026685Y2 JP H026685 Y2 JPH026685 Y2 JP H026685Y2 JP 19695084 U JP19695084 U JP 19695084U JP 19695084 U JP19695084 U JP 19695084U JP H026685 Y2 JPH026685 Y2 JP H026685Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- terminal
- transistor
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005764 inhibitory process Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19695084U JPH026685Y2 (US06235095-20010522-C00021.png) | 1984-12-28 | 1984-12-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19695084U JPH026685Y2 (US06235095-20010522-C00021.png) | 1984-12-28 | 1984-12-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61116441U JPS61116441U (US06235095-20010522-C00021.png) | 1986-07-23 |
JPH026685Y2 true JPH026685Y2 (US06235095-20010522-C00021.png) | 1990-02-19 |
Family
ID=30754895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19695084U Expired JPH026685Y2 (US06235095-20010522-C00021.png) | 1984-12-28 | 1984-12-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH026685Y2 (US06235095-20010522-C00021.png) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0659091B2 (ja) * | 1987-05-27 | 1994-08-03 | 日本電気株式会社 | 同期信号発生回路 |
-
1984
- 1984-12-28 JP JP19695084U patent/JPH026685Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61116441U (US06235095-20010522-C00021.png) | 1986-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3700921A (en) | Controlled hysteresis trigger circuit | |
EP0186260B1 (en) | An emitter coupled logic gate circuit | |
KR890011217A (ko) | 논리 회로 | |
US4651033A (en) | Device for complementary input signals using two circuits with different threshold voltages | |
US3433978A (en) | Low output impedance majority logic inverting circuit | |
US3660679A (en) | Transistor circuit | |
JPH026685Y2 (US06235095-20010522-C00021.png) | ||
US6288660B1 (en) | BiCMOS circuit for controlling a bipolar current source | |
JPS5652420A (en) | Constant-current circuit | |
EP0092145B1 (en) | Transistor circuit | |
US3979607A (en) | Electrical circuit | |
JP2535813B2 (ja) | Ecl−ttl変換出力回路 | |
US4553046A (en) | Monolithically integratable bistable multivibrator circuit having at least one output that can be placed in a preferential state | |
JPH0345579B2 (US06235095-20010522-C00021.png) | ||
US4413227A (en) | Negative resistance element | |
SU849502A1 (ru) | Устройство согласовани | |
JPH0434849B2 (US06235095-20010522-C00021.png) | ||
SU1582351A1 (ru) | Электронный ключ | |
JPH03759Y2 (US06235095-20010522-C00021.png) | ||
JPS597765Y2 (ja) | ミュ−テイング信号発生回路 | |
JPS6340915Y2 (US06235095-20010522-C00021.png) | ||
SU1531208A1 (ru) | Преобразователь уровн | |
JPH0410767B2 (US06235095-20010522-C00021.png) | ||
SU1264314A2 (ru) | Компаратор тока | |
JPS6016022Y2 (ja) | ラツチングリレ−駆動回路 |