JPH0258137A - Data sampling system - Google Patents

Data sampling system

Info

Publication number
JPH0258137A
JPH0258137A JP63209952A JP20995288A JPH0258137A JP H0258137 A JPH0258137 A JP H0258137A JP 63209952 A JP63209952 A JP 63209952A JP 20995288 A JP20995288 A JP 20995288A JP H0258137 A JPH0258137 A JP H0258137A
Authority
JP
Japan
Prior art keywords
data
register
firmware
visible
arbitrary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63209952A
Other languages
Japanese (ja)
Inventor
Naoki Okano
直樹 岡野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63209952A priority Critical patent/JPH0258137A/en
Publication of JPH0258137A publication Critical patent/JPH0258137A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To observe the displacement of a register to be aimed at a glance, and to more promptly and more surely analyze an abnormal part by stacking the data of a designated arbitrary firmware visible register to a storing means together with a microinstruction address at every changing point, and reading them. CONSTITUTION:For plural firmware visible registers 12, a register selector means 13 to designate and select an arbitrary register 12, and a data comparing means 14 to decide whether or not the data of the register 12 selected by the register selector means 13 are changed are provided. Further, a storing means 15 to successively stack the data after the change and the microinstruction addresses at such a time point only when a comparison result is inconsistent is provided. When the storing means 15 overflows, the data are successively extracted starting from those in an initial stage, and the final storage information is read by a reading means 16. Thus, what value is set to the register 12 to be aimed at what address can be confirmed at a glance.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はデータ採取方式に関し、特にファームウェア動
作の異常終了時に於けるデータの採取方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a data collection method, and particularly to a data collection method when firmware operation terminates abnormally.

〔従来の技術〕[Conventional technology]

従来、この種のデータ採取は、異常処理実行後のデータ
を診断コマンドにより読み出したり、エラー情報として
メインメモリに格納しなりしていた。また、異常処理に
移る以前のアドレスで強制的にストップをかけ、その時
点のデータを採取するという手段を繰り返し実行するこ
とにより、そのエラー要因の解析を行っていた。
Conventionally, this type of data collection has involved reading out data after execution of abnormal processing using a diagnostic command or storing it in main memory as error information. In addition, the cause of the error was analyzed by repeatedly executing a method of forcibly stopping at the address before proceeding to abnormal processing and collecting data at that point.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のデータ採取方式は、異常処理を実行した
時点の最終的な情報しか採取できず、それまでの流れが
見えないという問題点があった。
The conventional data collection method described above has the problem that only the final information at the time when abnormal processing is executed can be collected, and the flow up to that point cannot be seen.

それ故、任意のフアームウェアビジブルなレジスタの異
常処理に推移するまでのデータを採取する為には、途中
で強制的にストップをかけてデータを採取するという操
作を何度か繰り遅さなげればならない上、強制的にスト
ップをかける事で他への影響に対する保証が無いという
問題点もあった。
Therefore, in order to collect data until the transition to abnormal processing of any firmware visible register, the operation of forcibly stopping midway and collecting data must be repeated several times. Not only that, but there was also the problem that there was no guarantee that there would be no impact on others by forcibly stopping the system.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のデータ採取方式の構成は、複数のフアームウェ
アビジブルなレジスタについて、任意のレジスタを指定
し選択する為のレジスタ選択手段と、前記レジスタ選択
手段によって選択されたレジスタのデータに変化が有っ
たか否かを判定するデータ比較手段を有し、その比較結
果が不一致の場合にのみ、変化後のデータ及びその時点
のマイクロ命令アドレスを順次スタックする格納手段を
備え、前記格納手段がオーバーフローした場合は、初期
段階のデータから11α次排出して行き、最終的な格納
情報をデータ読み出し手段により、順次読み出せること
を特徴とする。
The configuration of the data acquisition method of the present invention includes a register selection means for specifying and selecting an arbitrary register among a plurality of firmware-visible registers, and a register selection means for specifying and selecting an arbitrary register among a plurality of firmware visible registers, and a register selection means for specifying and selecting an arbitrary register from among a plurality of firmware visible registers; and storage means for sequentially stacking the data after the change and the microinstruction address at that time only when the comparison result is a mismatch, and when the storage means overflows. is characterized in that the 11α-order data is discharged from the initial stage data, and the final stored information can be sequentially read out by the data reading means.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例のブロック図であり、プロセ
ッサ10と、マイクロ命令を格納したRAMIIと、フ
アームウェアビジブルなレジスタ群12を有しており、
さらに、このレジスタ群12のうち、任意のレジスタを
選択する為の手段13及び、前後のデータを比較する手
段14及び、データを格納する手段15と、この格納手
段よりデータを読み出す手段16を備えている。
FIG. 1 is a block diagram of an embodiment of the present invention, which includes a processor 10, a RAM II storing microinstructions, and a firmware-visible register group 12.
Furthermore, it includes means 13 for selecting an arbitrary register from the register group 12, means 14 for comparing previous and subsequent data, means 15 for storing data, and means 16 for reading data from the storage means. ing.

レジスタ選択手段13により、データの採取を必要とす
るフアームウェアビジブルなレジスタをあらかじめ選択
しておき、マイクロ命令を実行する。選択されたレジス
タ12のデータの変化を、データ比較手段14により検
出して変化のあった場合は、変化後のデータ及びその時
のマイクロ命令アドレスを格納手段15に格納する。
The register selection means 13 selects in advance a firmware visible register from which data needs to be collected, and executes a microinstruction. A change in the data of the selected register 12 is detected by the data comparison means 14, and if there is a change, the data after the change and the microinstruction address at that time are stored in the storage means 15.

格納手段15は、順次データをスタックする形をとり、
これがオーバーフローした場合は、一番最初に格納され
たデータから順次捨てて行き、常に最新の情報を格納し
ておくようにする。
The storage means 15 takes the form of sequentially stacking data,
If this overflows, the data stored first is discarded in order, and the latest information is always stored.

データ処理が異常処理に移った場合は、格納手段15へ
の書込みを終了し、読み出し手段16によって格納され
たデータを順次取り出すことにより、何処のアドレスで
、目的とするレジスタに、どの様な値がセットされてい
ながが、−目で確3忍できる。
If the data processing shifts to abnormal processing, the writing to the storage means 15 is finished, and the read means 16 sequentially retrieves the stored data. Although it is not set, you can definitely get 3 nin with a - roll.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、指定した任意のフアーム
ウェアビジブルなレジスタのデータを、変化点毎にマイ
クロ命令アドレスと共に格納手段にスタックし、それを
読み出せるようにすることで、目的とするレジスタの変
位を一目で観測することができる為、異常箇所をより早
く、より確実に解析できる効果がある。
As explained above, the present invention stacks the data of any specified firmware visible register in the storage means together with the microinstruction address at each change point, and makes it readable. Since the displacement can be observed at a glance, it has the effect of enabling faster and more reliable analysis of abnormal locations.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のデータ採取方式の一実施例のブロック
図である。 10・・・プロセッサ、11・・・RAM (マイクロ
命令)、12・・・フアームウェアビジブルなレジスタ
群、13・・・レジスタ選択手段、14・・・データ比
較手段、15・・・格納手段、16・・・読み出し手段
FIG. 1 is a block diagram of an embodiment of the data acquisition method of the present invention. DESCRIPTION OF SYMBOLS 10... Processor, 11... RAM (microinstruction), 12... Firmware visible register group, 13... Register selection means, 14... Data comparison means, 15... Storage means, 16...Reading means.

Claims (1)

【特許請求の範囲】[Claims] 複数のフアームウェアビジブルなレジスタについて、任
意のレジスタを指定し選択する為のレジスタ選択手段と
、前記レジスタ選択手段によつて選択されたレジスタの
データに変化が有ったか否かを判定するデータ比較手段
を有し、その比較結果が不一致の場合にのみ、変化後の
データ及びその時点のマイクロ命令アドレスを順次スタ
ックする格納手段を備え、前記格納手段がオーバーフロ
ーした場合は、初期段階のデータから順次排出して行き
、最終的な格納情報をデータ読み出し手段により、順次
読み出せることを特徴とするデータ採取方式。
A register selection means for specifying and selecting an arbitrary register among a plurality of firmware visible registers, and a data comparison for determining whether there is a change in the data of the register selected by the register selection means. and storage means for sequentially stacking the data after the change and the microinstruction address at that time only when the comparison result is a mismatch, and when the storage means overflows, the data is stacked sequentially from the initial stage data. A data collection method characterized in that the data is ejected and the final stored information can be sequentially read out by a data reading means.
JP63209952A 1988-08-23 1988-08-23 Data sampling system Pending JPH0258137A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63209952A JPH0258137A (en) 1988-08-23 1988-08-23 Data sampling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63209952A JPH0258137A (en) 1988-08-23 1988-08-23 Data sampling system

Publications (1)

Publication Number Publication Date
JPH0258137A true JPH0258137A (en) 1990-02-27

Family

ID=16581385

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63209952A Pending JPH0258137A (en) 1988-08-23 1988-08-23 Data sampling system

Country Status (1)

Country Link
JP (1) JPH0258137A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165324A (en) * 1990-10-16 1992-11-24 Nifco Inc. Piston-cylinder type air damper
JP2001030845A (en) * 1999-06-08 2001-02-06 Illinois Tool Works Inc <Itw> Damping device with plastic strand

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165324A (en) * 1990-10-16 1992-11-24 Nifco Inc. Piston-cylinder type air damper
JP2001030845A (en) * 1999-06-08 2001-02-06 Illinois Tool Works Inc <Itw> Damping device with plastic strand

Similar Documents

Publication Publication Date Title
JPH0258137A (en) Data sampling system
CN108287777A (en) A kind of method and device of record log
CN109657294A (en) Test flight data automated analysis method and system based on characteristic parameter
JP2007249490A (en) Automatic failure log selection/collection method and apparatus
JPH02171939A (en) Method for detecting abnormality of program
JPH04352242A (en) Data history recording system for information processor
JPS6266326A (en) Array processing system for japanese data
JPH08161196A (en) Instruction tracing device
JP2537778B2 (en) Data input device
JPS6211746B2 (en)
JPH08328879A (en) Task management system
JPH0348933A (en) Stack control circuit for return address
JPH11102310A (en) Program tracer and trace data compressing and recording method
JPS60181837A (en) Processing system for execution instruction
JPS61194502A (en) Programmable controller
JPS61279953A (en) Information hysteresis storage device
JPH05165674A (en) Device for editing on-line trace information
JPH0535704A (en) Operating state analyzer for parallel computer
JPH05173846A (en) Fault analysis information tracing method
JPS63175923A (en) Sequential organizing file retrieving system
JPH02210554A (en) Program control system
JPH02165352A (en) Dump processing system
JPH05289907A (en) Tracing system
JPH0575841U (en) Program converter
JPH04128944A (en) Microprogram execution history information collector