JPH0244949A - Communication protocol conversion system - Google Patents

Communication protocol conversion system

Info

Publication number
JPH0244949A
JPH0244949A JP63196728A JP19672888A JPH0244949A JP H0244949 A JPH0244949 A JP H0244949A JP 63196728 A JP63196728 A JP 63196728A JP 19672888 A JP19672888 A JP 19672888A JP H0244949 A JPH0244949 A JP H0244949A
Authority
JP
Japan
Prior art keywords
data communication
cpu
communication
data
communication protocol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63196728A
Other languages
Japanese (ja)
Inventor
Makoto Hanawa
良 花輪
Akihiro Kirisawa
明洋 桐沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63196728A priority Critical patent/JPH0244949A/en
Publication of JPH0244949A publication Critical patent/JPH0244949A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To relieve the load of a main CPU by using each sub CPU integrated to each data communication section of plug-in structure so as to apply decentralized processing to each data communication. CONSTITUTION:Data communication sections 1-k provided with CPU i1 ((i) is an integer of 1-k) and a common memory i2 are respectively formed as units of plug-in structure. The CPU 11-k1 are personal computers 50 connecting to the data communication sections through the communication line or sub CPUs making data communication with each controller to be monitored, have a program in compliance with a communication protocol of each communication opposite party and apply data transmission/reception with a CPU 401 being the main CPU of a main processing section 40 via common memories 12-k2 acting like buffer memories. Thus, the load of the main CPU is relieved.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は通信プコトコル変換方式に関し、特に種々の装
置の監視制御等を行う比較的小規模なシステムにおける
通信プロトコル変換方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a communication protocol conversion method, and more particularly to a communication protocol conversion method for a relatively small-scale system that monitors and controls various devices.

〔従来の技術〕[Conventional technology]

このようなシステム、例えば、小型衛星通信地球局にお
ける監視制御システムは、監視制御のためのデータ処理
を1つの主中央処理装置(主CPU)で行っている。こ
の主CPUは監視制御する各装置と所要のデータを授受
するためにデータ通信を行う。このデータ通信には調歩
同期式、HDLC。
In such a system, for example, a supervisory control system for a small satellite communication earth station, data processing for supervisory control is performed by one main central processing unit (main CPU). This main CPU performs data communication to exchange necessary data with each device to be monitored and controlled. This data communication uses a start-stop synchronization type and HDLC.

GP−IE、ESC等の各種通信プロトコルが採用され
ており、各装置で必ずしも同一ではない。
Various communication protocols such as GP-IE and ESC are employed, and are not necessarily the same for each device.

そのため、従来は、通信相手の各装置ごとに、その装置
の通信プロトコルに適合したデータ通信用LSIを用い
、それに加え、それぞれ主CPUが介在して通信プロト
コル変換を行っていた。又、主CPUと各データ通信用
LSIとは同一のプリント配線基板に実装されていた。
Therefore, conventionally, a data communication LSI compatible with the communication protocol of each communication partner device is used for each communication partner device, and in addition, a main CPU intervenes to perform communication protocol conversion. Further, the main CPU and each data communication LSI were mounted on the same printed wiring board.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の通信プロトコル変換方式は、主CPUが
各通信プロトコル変換に関与するので主CPUの負荷が
大きく、監視制御する装置数が多くなると対処しきれな
いという欠点があり、又、監視制御する装置の組合せが
変って通信プロトコルが変るとデータ通信用LSIも変
ってプリント配線基板を設計し直す必要があり、柔軟性
に欠ける欠点がある。
The conventional communication protocol conversion method described above has the drawback that the main CPU is involved in each communication protocol conversion, so the load on the main CPU is large, and it cannot cope with the increase in the number of devices to be monitored and controlled. If the combination of devices changes and the communication protocol changes, the data communication LSI also changes and the printed wiring board needs to be redesigned, resulting in a lack of flexibility.

本発明の目的は、主CPUの負荷を軽減でき、しかも、
柔軟性に富む通信プロトコル変換方式を提供することに
ある。
An object of the present invention is to reduce the load on the main CPU, and
The objective is to provide a highly flexible communication protocol conversion method.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の通信プロトコル変換方式は、副中央処理装置を
備えあらかじめ定めた通信プロトコルでデータ通信を行
う1つ又は複数のデータ通信部と、このデータ通信部の
それぞれに対応する共通記憶装置と、この共通記憶装置
のそれぞれを介して前記データ通信部のそれぞれとデー
タの授受を行う主中央処理装置を備えた主処理部とを具
備し、前記データ通信部のそれぞれをプラグイン構造に
して構成される。
The communication protocol conversion method of the present invention includes one or more data communication units each having a sub-central processing unit and performing data communication using a predetermined communication protocol, a common storage device corresponding to each of the data communication units, and a common storage device corresponding to each of the data communication units. A main processing unit including a main central processing unit that exchanges data with each of the data communication units via each of the common storage devices, and each of the data communication units is configured as a plug-in structure. .

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

第1図に示す実施例は、CPU1l(iは1〜にの整数
)及び共通メモリ12を備えたデータ通信部1〜にと、
切替器駆動回路10と、入力回路20と、出力回路30
と、CPU401を備えデータ通信部1〜に、切替器駆
動回路10.入力回路20及び出力回路30と接続した
主処理部40と、データ通信部1と通信線で接続したパ
ーソナルコンピュータ50とを具備して構成されている
The embodiment shown in FIG.
Switch drive circuit 10, input circuit 20, and output circuit 30
, a data communication section 1 to which includes a CPU 401, and a switch drive circuit 10. The main processing section 40 is connected to the input circuit 20 and the output circuit 30, and a personal computer 50 is connected to the data communication section 1 through a communication line.

データ通信部1〜にはそれぞれユニット化され、プラグ
イン構造になっている。
Each of the data communication sections 1 to 1 is formed into a unit and has a plug-in structure.

第1図に示す実施例は小型衛星通信地球局を構成する各
種の装置を監視制御する場合におけるものであり、監視
制御する各装置に対応してデータ通信部2〜kが設けら
れている。
The embodiment shown in FIG. 1 is for monitoring and controlling various devices constituting a small satellite communication earth station, and data communication sections 2 to k are provided corresponding to each device to be monitored and controlled.

CPU401(1は、データ通信部1〜1こと通信線で
接続したパーソナルコンピュータ50、あるいは、各被
監視制御装置とのデータ通信を行う副CPUであり、各
通信相手の通信プロトコルに適合したプログラムを内蔵
している。CPU]、1〜に1は、バッファメモリとし
て動作する共通メそり]2〜に2を介し、主処理部40
の主CPUであるCPU401とデータの授受を行う。
The CPU 401 (1 is a sub-CPU that performs data communication with the data communication units 1 to 1, the personal computer 50 connected via communication lines, or each monitored control device, and executes a program compatible with the communication protocol of each communication partner). The main processing unit 40 is built-in.
It exchanges data with the CPU 401, which is the main CPU of the CPU.

切替器駆動回路10は、主処理部40に制御されて導波
管切替器等の切替駆動電流を発生する回路である。入力
回路20.出力回路3oは、各被監視制御装置がデータ
通信によることなく直接に主処理部40と授受する監視
信号、制御信号の伝送線に挿入されており、それぞれフ
ォトカプラがう構成されている。パーソナルコンピュー
タ5゜は制御指示の入力や監視結果の表示に用いられる
The switch drive circuit 10 is a circuit that is controlled by the main processing section 40 and generates a switching drive current for a waveguide switch or the like. Input circuit 20. The output circuit 3o is inserted into a transmission line for monitoring signals and control signals which are directly transmitted and received from each monitored control device to the main processing unit 40 without using data communication, and each of the output circuits 3o is configured with a photocoupler. The personal computer 5° is used for inputting control instructions and displaying monitoring results.

主処理部40は、データ通信部2〜にあるいは入力回路
20を介して各被監視制御装置から監視信号を収集し、
収集した各監視信号なCPU401でデータ処理し、デ
ータ通信部1を介してパーソナルコンピュータ50に処
理結果を表示する。又、この処理結果やパーソナルコン
ピュータ5oがらデータ通信部1を介して入力した制御
指示に基づきCPU401が発生した各制御信号は、デ
ータ通信部2〜にあるいは出力回路30を介して各被監
視制御装置に伝送され、又、切替器駆動回路10を介し
て導波管切替器等を切替駆動する。
The main processing unit 40 collects monitoring signals from each monitored control device via the data communication unit 2 or the input circuit 20,
Each collected monitoring signal is data-processed by the CPU 401, and the processing results are displayed on the personal computer 50 via the data communication section 1. Further, each control signal generated by the CPU 401 based on the processing results and control instructions inputted from the personal computer 5o through the data communication section 1 is transmitted to each monitored control device via the data communication section 2 or the output circuit 30. The signal is also transmitted to the switch drive circuit 10 to switch and drive the waveguide switch and the like.

パーソナルコンピュータ50あるいは各被監視制御との
データ通信をCPU401に1によって分散処理してい
るので、CPU401は監視制御のためのデータ処理の
みを行えばよい。
Since data communication with the personal computer 50 or each monitored control is processed in a distributed manner by one CPU 401, the CPU 401 only needs to perform data processing for monitoring control.

CPU11が外部と授受するデータのフォマットは種々
異なるが、共通メモリ12に書き込まれるデータのフォ
ーマットはすべて同一であるから、データ通信部を変更
してもCPU401のフログラムの変更は必要ない。
Although the formats of data exchanged with the outside by the CPU 11 vary, the format of data written to the common memory 12 is all the same, so even if the data communication section is changed, there is no need to change the program of the CPU 401.

被監視制御装置が別のものと取換えられて通信プロトコ
ルまで変った場合、対応するデータ通信部1を別のもの
に変換する。例えば、データ通信部2に接続されていた
被監視制御の通信プロトコルが調歩同期式であり、この
被監視制御装置をHDLCを通信プロトコルとする別の
被監視制御と交換した場合、データ通信部2を外し、H
DLC通信プ通信プロトコル−タ通信部に交換する。各
一 データ通信部をユニット化しプラグイン構造にしている
ので、この交換はきわめて容易である。被監視制御装置
の変更によっても通信プロトコルの大幅な変更はなく、
例えば、データ速度の変更のようなわずかなパラメータ
の変更のみである場合は、対応するデータ通信部iのデ
イツプスイッチ、あるいはROM上のテーブルデータの
変更のみで対処できる。
When the monitored control device is replaced with another one and even the communication protocol is changed, the corresponding data communication section 1 is converted to another one. For example, if the communication protocol of the monitored control connected to the data communication unit 2 is an asynchronous type, and this monitored control device is replaced with another monitored control whose communication protocol is HDLC, the data communication unit 2 Remove the H
Replace with DLC communication protocol communication unit. Since each data communication section is unitized into a plug-in structure, this replacement is extremely easy. Even if the monitored control device is changed, there is no major change in the communication protocol.
For example, if there is only a slight change in a parameter such as a change in data rate, it can be handled by changing the dip switch of the corresponding data communication unit i or the table data on the ROM.

第1図に示す実施例は共通メモリ12〜に2をデータ通
信部1〜kに組込んでいるが、これら共通メモリを主処
理部40に組込むこともできる。
In the embodiment shown in FIG. 1, the common memories 12 to 2 are built into the data communication units 1 to k, but these common memories can also be built into the main processing unit 40.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、プラグイン構造にした各
データ通信部に組込んだ各側CPUによって各データ通
信を分散処理することにより、主CPUの負荷を軽減で
きる効果があり、又、データ通信の通信プロトコルの変
更時にもそのデータ通信を行うデータ通信部を交換する
のみで対処できるので通信プロトコル変換の柔軟性を高
めることができる効果がある。
As explained above, the present invention has the effect of reducing the load on the main CPU by distributing processing of each data communication by each side CPU incorporated in each data communication unit having a plug-in structure. Even when the communication protocol for communication is changed, this can be handled by simply replacing the data communication unit that performs the data communication, which has the effect of increasing the flexibility of communication protocol conversion.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示すブロック図である。 1〜k・・・・・データ通信部、11〜kl・・・・・
・CPU、12〜に2・・・・・・共通メモリ、4o・
・・・・・主処理部、401・・・・・・CPU0
FIG. 1 is a block diagram showing one embodiment of the present invention. 1~k...Data communication department, 11~kl...
・CPU, 2 to 12...Common memory, 4o・
...Main processing unit, 401 ...CPU0

Claims (1)

【特許請求の範囲】[Claims] 副中央処理装置を備えあらかじめ定めた通信プロトコル
でデータ通信を行う1つ又は複数のデータ通信部と、こ
のデータ通信部のそれぞれに対応する共通記憶装置と、
この共通記憶装置のそれぞれを介して前記データ通信部
のそれぞれとデータの授受を行う主中央処理装置を備え
た主処理部とを具備し、前記データ通信部のそれぞれを
プラグイン構造にしたことを特徴とする通信プロトコル
変換方式。
one or more data communication units that are equipped with a sub-central processing unit and perform data communication using a predetermined communication protocol; and a common storage device that corresponds to each of the data communication units;
A main processing unit including a main central processing unit that exchanges data with each of the data communication units via each of the common storage devices, and each of the data communication units has a plug-in structure. Characteristic communication protocol conversion method.
JP63196728A 1988-08-05 1988-08-05 Communication protocol conversion system Pending JPH0244949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63196728A JPH0244949A (en) 1988-08-05 1988-08-05 Communication protocol conversion system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63196728A JPH0244949A (en) 1988-08-05 1988-08-05 Communication protocol conversion system

Publications (1)

Publication Number Publication Date
JPH0244949A true JPH0244949A (en) 1990-02-14

Family

ID=16362605

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63196728A Pending JPH0244949A (en) 1988-08-05 1988-08-05 Communication protocol conversion system

Country Status (1)

Country Link
JP (1) JPH0244949A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4213571A1 (en) * 1991-04-26 1992-10-29 Honda Motor Co Ltd ELECTRODE TIP DRESSER AND CUTTING TOOL FOR THIS
US7961733B2 (en) 2002-12-13 2011-06-14 Nvidia Corporation Method and apparatus for performing network processing functions

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61196645A (en) * 1985-02-25 1986-08-30 インターナシヨナル・スタンダード・エレクトリツク・コーポレイシヨン Apparatus and method for executing communication protocol conversion
JPS6329862A (en) * 1986-07-23 1988-02-08 Hitachi Micro Comput Eng Ltd Data communication system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61196645A (en) * 1985-02-25 1986-08-30 インターナシヨナル・スタンダード・エレクトリツク・コーポレイシヨン Apparatus and method for executing communication protocol conversion
JPS6329862A (en) * 1986-07-23 1988-02-08 Hitachi Micro Comput Eng Ltd Data communication system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4213571A1 (en) * 1991-04-26 1992-10-29 Honda Motor Co Ltd ELECTRODE TIP DRESSER AND CUTTING TOOL FOR THIS
US7961733B2 (en) 2002-12-13 2011-06-14 Nvidia Corporation Method and apparatus for performing network processing functions

Similar Documents

Publication Publication Date Title
JPH0244949A (en) Communication protocol conversion system
JPH10207591A (en) Interface board
JPH05506556A (en) Data communication control device with built-in plug board
JP2006133924A (en) Control device
JPS5850768A (en) Semiconductor ic device
KR920018584A (en) Data communication method and data terminal equipment used
JP2789628B2 (en) Communication control integrated circuit
JPH06290127A (en) Computer system
JP2632413B2 (en) Common line signaling device
JPS61190626A (en) Process display device
JPH03104358A (en) Relay communication system
JPS63141429A (en) Packet multiplexer
JPS61131057A (en) Serial i/o system
JP2662555B2 (en) Link method and exchange between different types of terminals having different link systems
JPS6121650A (en) Data terminal connection control system of automatic exchange
JPH06348640A (en) Electronic circuit
JPH0226493A (en) Connection control system
JPH0512196A (en) Bus controller
JPH04326224A (en) Network managing system
JPH0484528A (en) Terminal for local area network
JPH0993274A (en) Serial transmitter
JPH05235995A (en) Processor addition system for electronic exchange
JPH04107607A (en) Sequence controller
JPH0512187A (en) Bus action controller for semiconductor integrated circuit system
JPH06125336A (en) Transmission/reception control system