JPH0244719A - Structure of copper wiring, manufacture thereof and device for manufacturing same - Google Patents

Structure of copper wiring, manufacture thereof and device for manufacturing same

Info

Publication number
JPH0244719A
JPH0244719A JP19443788A JP19443788A JPH0244719A JP H0244719 A JPH0244719 A JP H0244719A JP 19443788 A JP19443788 A JP 19443788A JP 19443788 A JP19443788 A JP 19443788A JP H0244719 A JPH0244719 A JP H0244719A
Authority
JP
Japan
Prior art keywords
copper wiring
film
wiring
reaction
copper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19443788A
Other languages
Japanese (ja)
Inventor
Atsushi Numata
敦 沼田
Shigeru Kawamata
川又 繁
Yutaka Misawa
三沢 豊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Power Semiconductor Device Ltd
Original Assignee
Hitachi Ltd
Hitachi Haramachi Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Haramachi Electronics Ltd filed Critical Hitachi Ltd
Priority to JP19443788A priority Critical patent/JPH0244719A/en
Publication of JPH0244719A publication Critical patent/JPH0244719A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To suppress reaction of Si or polysilicon with Cu or Cu alloy and to further improve the adhesive properties of a Cu film to an SiO2 film or an interlayer insulating film by interposing transition metal as the base of copper wiring. CONSTITUTION:Metal for suppressing reaction of Si 4 with Cu 1 and enhancing the adhering strength of Cu 1 to an SiO2 film 3 such as Mo2 is interposed on an Si substrate 4 formed with bipolar emitter 5, base 6, collector 7, and Cu-wired. That is, the electrode leads of the emitter 5, base 6, collector 7 of a bipolar element are opened, and covered with the Mo 2. Thereafter, it is covered with the Cu 1 in the same device without oxidizing the Mo 2, both are patterned, and annealed to ohmically connect the bipolar electrode lead to the Cu wiring. Thus, the Mo 2 interposed between the Si 4 and the Cu 1 suppresses the reaction of both and mutual diffusion and enhances the adhering strength of the film 3 to the Cu 1.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は銅配線の構造、製法及び製造装置に係り、特に
半導体装置のコンタクト部の反応を押さえ、銅配線の信
頼性の向上を図ったものである。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to the structure, manufacturing method, and manufacturing equipment of copper interconnects, and in particular suppresses reactions in contact areas of semiconductor devices and improves the reliability of copper interconnects. It is something.

〔従来の技術〕[Conventional technology]

従来の装置は、特開昭62−120037号に記載のよ
うに半導体素子上のアルミニウム膜からなる配線の電極
パッド部に金属線をワイヤーボンディングして封止した
装置において、電極パッド部のアルミニウム膜上にメタ
ルシリサイド層を介して銅(Cu)又はCu合金を被覆
した構造が提案されている。この構造によりアルミニウ
ム膜とCuの両者の拡散を防止し、かつCu線のワイヤ
ーボンディング性を向上すると提案されている。
A conventional device is a device in which a metal wire is wire-bonded to an electrode pad portion of a wiring made of an aluminum film on a semiconductor element for sealing, as described in JP-A-62-120037. A structure has been proposed in which copper (Cu) or a Cu alloy is coated thereon with a metal silicide layer interposed therebetween. It has been proposed that this structure prevents the diffusion of both the aluminum film and Cu and improves the wire bonding properties of the Cu wire.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上記従来技術は、ワイヤーボンディングを形成する技術
であり、その後加えられる温度は信頼性試験でも200
℃以下の低温であり、シリサイド中のSiとCuの反応
が起こらない温度である。
The above conventional technology is a technology for forming wire bonding, and the temperature applied after that is 200% in reliability tests.
The temperature is low, below .degree. C., at which no reaction occurs between Si and Cu in the silicide.

本発明は、CuをポリSiやAn配線に代わり適用する
場合、MOSやバイポーラ素子の電極とオーミック接触
をとるために、300℃〜600℃でアニールする必要
がある場合に必須の技術である。本発明の目的は、配線
をCuまたはCu合金で形成する場合に、Siまたはポ
リSiとCu又はCu合金との反応を抑さえ、さらにC
u膜とS i 02膜や層間絶縁膜との接着性を高める
構造。
The present invention is an essential technology when applying Cu instead of poly-Si or An wiring and when annealing at 300° C. to 600° C. is required to make ohmic contact with electrodes of MOS or bipolar elements. An object of the present invention is to suppress the reaction between Si or poly-Si and Cu or Cu alloy when wiring is formed using Cu or Cu alloy, and to suppress the reaction between Si or poly-Si and Cu or Cu alloy.
A structure that increases the adhesion between the u film and the S i 02 film or interlayer insulating film.

製法及び製造装置を提供することにある。Our objective is to provide manufacturing methods and manufacturing equipment.

〔課題を解決するための手段〕[Means to solve the problem]

上記目的を達成する本発明の特徴は、Si又はポリSi
とCu又はCu合金の間に両者の反応を抑さえることが
可能な厚さの遷移金属を被着することにより達成される
The feature of the present invention that achieves the above object is that Si or polySi
This is achieved by depositing a transition metal between Cu and Cu or a Cu alloy to a thickness that can suppress the reaction between the two.

本発明の他の特徴は、上記構造を製造するために、上記
遷移金属上に、連続して銅配線を被着する製造法および
装置を提案した点である。
Another feature of the present invention is that, in order to manufacture the above structure, a manufacturing method and apparatus are proposed in which copper wiring is continuously deposited on the above transition metal.

本発明のさらに他の特徴は、以下の記載から明らかとな
るであろう。
Further features of the invention will become apparent from the description below.

〔作用〕[Effect]

Si又はポリSiとCu又はCu合金の間に介在する金
属は、Cu中へのSiの拡散と、SiまたはポリSi中
へのCuの拡散を止めるように作用する。それによりコ
ンタクト部の反応が抑さえられ、さらに介在する金属は
、SiとCuの両者に反応しないものなので、基板Si
に形成された素子を劣化させることがない。また介在す
る金属はCuと絶縁膜との接着性も高めることができる
ので、Cu膜のはがれを防止できる。
The metal interposed between Si or poly-Si and Cu or Cu alloy acts to stop the diffusion of Si into Cu and the diffusion of Cu into Si or poly-Si. This suppresses the reaction in the contact area, and since the intervening metal does not react with both Si and Cu, the substrate Si
It does not cause deterioration of elements formed in the same way. Moreover, since the intervening metal can also improve the adhesion between Cu and the insulating film, peeling of the Cu film can be prevented.

〔実施例〕〔Example〕

以下、本発明の一実施例を第1図により説明する。第1
図は81基板4にバイポーラ、エミッタ5、ベース6、
コレクタ7が形成されているSi基板4上に、Si4と
Culの反応を抑さえCu1とS i 02膜3の接着
強度を高める金属、例えばMo2を介在させてCu配線
した断面図である。
An embodiment of the present invention will be described below with reference to FIG. 1st
The figure shows 81 substrate 4 with bipolar, emitter 5, base 6,
This is a cross-sectional view in which Cu wiring is formed on a Si substrate 4 on which a collector 7 is formed, with a metal such as Mo2 interposed therein to suppress the reaction between Si4 and Cu and to increase the adhesive strength between Cu1 and Si02 film 3.

バイポーラ素子のエミッタ5.ベース6、コレクタフの
電極引き出し部を開口し、M o 2を例えばスパッタ
リング装置を用いて例えば500人被着きる。その後M
o2が酸化されないように同一装置内でCulを例えば
5000人被着レバ。その後M o 2とCulをパタ
ーニングする。このとき5iOz膜3とCulはMo2
を介して接しているので接着強度も高められ、パターニ
ングの際のCulのはがれも防止できる。次にバイポー
ラ電極引き出し部とCu配線部をオーミック接続するた
めのアニールを例えば450℃1時間行なう。
Emitter of bipolar element 5. The electrode extension portions of the base 6 and the collector are opened, and M o 2 is deposited on, for example, 500 people using, for example, a sputtering device. Then M
For example, deposit 5,000 Cul in the same apparatus to avoid O2 oxidation. After that, M o 2 and Cul are patterned. At this time, the 5iOz film 3 and Cul are Mo2
Since they are in contact with each other through the bonding layer, the adhesive strength is increased, and peeling of Cul can be prevented during patterning. Next, annealing is performed, for example, at 450° C. for 1 hour to establish an ohmic connection between the bipolar electrode extension portion and the Cu wiring portion.

このようにして信頼性に優れたCu配線が形成できる。In this way, Cu wiring with excellent reliability can be formed.

本実施例によればSi4とCulの間に介在したMo2
は両者の反応と相互拡散を抑さえ、SiO2膜3とCu
lの接着強度も高めることができる。本実施例ではMo
がCuとSiの反応を抑さえられるとしたがMO以外の
他の遷移金属でもCu又はCu合金とSi又はポリSi
の反応も抑さえられる。さらにCu又はCu合金と5i
Oz膜以外の他の絶縁膜との接着強度も高められる。
According to this example, Mo2 interposed between Si4 and Cul
suppresses the reaction and mutual diffusion between the two, and the SiO2 film 3 and Cu
The adhesive strength of l can also be increased. In this example, Mo
Although the reaction between Cu and Si can be suppressed, other transition metals other than MO can also be used with Cu or Cu alloy and Si or poly-Si.
reaction is also suppressed. Furthermore, Cu or Cu alloy and 5i
Adhesion strength with other insulating films other than the Oz film can also be increased.

第2図は本発明を多層配線に応用した実施例である。8
1基板4上に形成されたSi○2膜3上にM o 2が
被着され第1層目Culが形成されており、その後層間
絶縁膜例えばSiO2膜3が形成されている。その後ス
ルーホール部を開口し、その部分に第1層目Culと第
2層Cu5をオーミック接続し、信頼性向上のために例
えばM o 2を例えば5000人被着レバ。その後第
2層目Cu5を例えば5000人被着レバターニングす
る。このときMo2はスルーホール部のみ被着したがC
uとSiO2膜が接する面全体に被着してもかまわない
。また本実施例ではCuの2層配線の例を示したが、3
層、4層配線も本実施例の構造と同様に形成できる。
FIG. 2 shows an embodiment in which the present invention is applied to multilayer wiring. 8
Mo2 is deposited on the SiO2 film 3 formed on the first substrate 4 to form a first layer Cul, and then an interlayer insulating film such as the SiO2 film 3 is formed. Thereafter, a through-hole portion is opened, and the first layer Cu and the second layer Cu5 are ohmically connected to that portion, and in order to improve reliability, for example, 5000 layers of Mo2 are applied to the lever. Thereafter, the second layer of Cu5 is subjected to revertaning, for example, by 5,000 deposits. At this time, Mo2 was coated only on the through hole part, but C
It may be deposited on the entire surface where u and the SiO2 film are in contact. Furthermore, in this example, an example of two-layer wiring of Cu was shown, but three
A layer and a four-layer wiring can also be formed in the same manner as the structure of this embodiment.

表  1 表1はSi基板上に遷移金属を500人被着きせ、その
後Cuは8000人被着在世た後、450℃1時間の水
素アニールを被こしたときの抵抗変化を調べたものであ
る。表より遷移金属を介在させない場合シート抵抗が2
8mΩ/口から530mΩ/口と上がっておりCuとS
iが反応していることがわかる。またAI2配線のバリ
アメタルとして有効なMO5iz(モリブデンシリサイ
ド)もCuと反応しシート抵抗が、28mΩ/口から3
70mΩ/口と上がっておりCu又はCu合金配線には
使えない。しかし遷移金属、特にVIA族のCr、Mo
、Wは抵抗の変化がなく CuとSiの反応を抑さえる
金属といえる。
Table 1 Table 1 shows the results of examining the resistance change when 500 transition metals were deposited on a Si substrate, and after 8000 Cu deposits, hydrogen annealing was performed at 450°C for 1 hour. . From the table, the sheet resistance is 2 when no transition metal is involved.
It rises from 8mΩ/mouth to 530mΩ/mouth, and Cu and S
It can be seen that i is responding. In addition, MO5iz (molybdenum silicide), which is effective as a barrier metal for AI2 wiring, reacts with Cu and the sheet resistance increases from 28 mΩ/hole to 3
It has a value of 70mΩ/mouth and cannot be used for Cu or Cu alloy wiring. However, transition metals, especially Group VIA Cr, Mo
, W has no change in resistance and can be said to be a metal that suppresses the reaction between Cu and Si.

第3図は、Cu又はCu合金で多層配線を形成する場合
、Cu又はCu合金が他の膜例えばSi。
FIG. 3 shows that when a multilayer wiring is formed using Cu or a Cu alloy, the Cu or Cu alloy is used for forming other films such as Si.

ポリSi、SiO2又は他の絶縁膜と接するすべてを遷
移金属で覆う構造を示す。この構造により配線の側壁の
接着強度も高まり巣の発生を防止でき、側壁からのCu
の酸化及び腐食を防止できる。
This shows a structure in which everything in contact with poly-Si, SiO2, or other insulating films is covered with a transition metal. This structure also increases the adhesive strength of the side walls of the wiring and prevents the formation of cavities.
can prevent oxidation and corrosion.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の装置の断面図であり、第2
図は本発明の他の実施例を示す断面図であり、第3図は
本発明のさらに他の実施例を示す構造断面図である。 1− Cu、2− M o、3− S i○2膜、4−
 S i基板、5・・・エミッタ、6・・・ベース、7
・・・コレクタ。 8・・・第1層目Cu、9・・・第2層目Cu。
FIG. 1 is a sectional view of an apparatus according to an embodiment of the present invention, and FIG.
The figure is a sectional view showing another embodiment of the invention, and FIG. 3 is a structural sectional view showing still another embodiment of the invention. 1- Cu, 2- Mo, 3- Si○2 film, 4-
Si substrate, 5... emitter, 6... base, 7
···collector. 8... First layer Cu, 9... Second layer Cu.

Claims (1)

【特許請求の範囲】 1、少なくとも銅を含む銅配線の構造において、銅配線
の下地として遷移金属を介在させることを特徴とする銅
配線の構造。 2、上記遷移金属は周期率表第VIA族であることを特徴
とする特許請求の範囲第1項に記載の銅配線の構造。 3、上記遷移金属の膜厚は、200Å〜5000Åの範
囲の膜厚であることを特徴とする特許請求の範囲第1項
に記載の銅配線の構造。 4、少なくとも銅を含む配線の製法において、銅配線を
形成した後のアニール温度は300℃〜600℃の範囲
であることを特徴とする銅配線の製法。 5、上記銅配線には、酸化と腐食を防止し絶縁膜との接
着強度を高めるための添加物を5%以内添加することを
特徴とする銅配線の製法。 6、少なくとも銅を含む配線の製造装置において遷移金
属と銅配線は、連続的に被着できる装置を有することを
特徴とする銅配線の製造装置。
[Claims] 1. A copper wiring structure containing at least copper, characterized in that a transition metal is interposed as a base of the copper wiring. 2. The copper wiring structure according to claim 1, wherein the transition metal is a group VIA of the periodic table. 3. The copper wiring structure according to claim 1, wherein the transition metal has a thickness in the range of 200 Å to 5000 Å. 4. A method for manufacturing a copper wiring containing at least copper, characterized in that the annealing temperature after forming the copper wiring is in the range of 300°C to 600°C. 5. A method for manufacturing a copper wiring, characterized in that an additive of up to 5% is added to the copper wiring to prevent oxidation and corrosion and to increase adhesive strength with an insulating film. 6. An apparatus for manufacturing a copper wiring, characterized in that the apparatus for manufacturing a wiring containing at least copper has an apparatus capable of continuously depositing the transition metal and the copper wiring.
JP19443788A 1988-08-05 1988-08-05 Structure of copper wiring, manufacture thereof and device for manufacturing same Pending JPH0244719A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19443788A JPH0244719A (en) 1988-08-05 1988-08-05 Structure of copper wiring, manufacture thereof and device for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19443788A JPH0244719A (en) 1988-08-05 1988-08-05 Structure of copper wiring, manufacture thereof and device for manufacturing same

Publications (1)

Publication Number Publication Date
JPH0244719A true JPH0244719A (en) 1990-02-14

Family

ID=16324584

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19443788A Pending JPH0244719A (en) 1988-08-05 1988-08-05 Structure of copper wiring, manufacture thereof and device for manufacturing same

Country Status (1)

Country Link
JP (1) JPH0244719A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0869980A (en) * 1994-08-30 1996-03-12 Nec Corp Semiconductor device and fabrication thereof
CN103985810A (en) * 2014-05-28 2014-08-13 深圳力合光电传感股份有限公司 LED glass and manufacturing technology thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0869980A (en) * 1994-08-30 1996-03-12 Nec Corp Semiconductor device and fabrication thereof
CN103985810A (en) * 2014-05-28 2014-08-13 深圳力合光电传感股份有限公司 LED glass and manufacturing technology thereof

Similar Documents

Publication Publication Date Title
JP3104534B2 (en) Semiconductor device and its manufacturing method.
JP2937688B2 (en) Semiconductor device
JPH0244719A (en) Structure of copper wiring, manufacture thereof and device for manufacturing same
JPH02125447A (en) Semiconductor device and manufacture thereof
JP2600593B2 (en) Semiconductor device and manufacturing method thereof
JP2757796B2 (en) Semiconductor integrated circuit device
JPH02123740A (en) Semiconductor device
JPH0354828A (en) Compound conductor layer of semiconductor device, hole-making process of capacitor using compound conductor layer and compound conductor layer
JP3514985B2 (en) Active matrix substrate
JP2848694B2 (en) Semiconductor device
JP2976955B2 (en) Method for manufacturing semiconductor device
JPH04731A (en) Semiconductor device and manufacture thereof
JP2635113B2 (en) Semiconductor integrated circuit device
JPH04116953A (en) Semiconductor device provided with plated wiring layer and manufacture thereof
JPH0472733A (en) Manufacture of semiconductor device
JPS61116860A (en) Formation of multilayer interconnection of semiconductor integrated circuit
JPH02186634A (en) Manufacture of integrated circuit device
JPH0524672B2 (en)
JPH05182926A (en) Forming method of wiring
JPH0778789A (en) Manufature of semiconductor device
JPH0621058A (en) Semiconductor device
JP2797367B2 (en) Method for manufacturing semiconductor integrated circuit device
JPS5913345A (en) Semiconductor device
JPH04162531A (en) Manufacture of semiconductor device
JPH03190223A (en) Manufacture of semiconductor device