JPH0242688A - Magnetic disk device - Google Patents

Magnetic disk device

Info

Publication number
JPH0242688A
JPH0242688A JP63191803A JP19180388A JPH0242688A JP H0242688 A JPH0242688 A JP H0242688A JP 63191803 A JP63191803 A JP 63191803A JP 19180388 A JP19180388 A JP 19180388A JP H0242688 A JPH0242688 A JP H0242688A
Authority
JP
Japan
Prior art keywords
data
crc
error
write
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63191803A
Other languages
Japanese (ja)
Inventor
Toshibumi Mori
俊文 森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63191803A priority Critical patent/JPH0242688A/en
Publication of JPH0242688A publication Critical patent/JPH0242688A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To surely capture and detect an error by providing a CRC checking function to input a CRC code for detecting an error and to execute the error detection of write data and a CRC preparing function to prepare the CRC code for detecting an error and to feed it to a host device along with read data. CONSTITUTION:The title device is equipped with a control means having function to write prescribed data according to the write command of the write data from the host device, simultaneously, to read the prescribed data according to a read command from the high order device and to feed them at the host device. To the control means, a CRC cycle redundancy checking circuit 1 is parallely provided. The title device is equipped with the CRC checking function to input the CRC code for detecting the error along with the data and to execute the error detection of the write data at the time of inputting the write data from the host device and the CRC preparing function to prepare the CRC code for detecting the error from the read data and to feed it to the host device along with the read data at the time of reading the data sent to the host device. Thus, even when the error of an even bit is generated to the write data or read data, it can be effectively detected.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、この種の磁気ディスク装置に係り、とくに、
誤り訂正符号回路を備えた磁気ディスク装置に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to this type of magnetic disk device, and particularly,
The present invention relates to a magnetic disk device equipped with an error correction code circuit.

〔従来の技術〕[Conventional technology]

従来、この種の磁気ディスク装置においては、上位装置
からのデータを書込む場合、送られてきた書込みデータ
をそのまま書込むとともに、書込みデータが終了すると
、これに続いて書込データから生成した誤り訂正符号の
書込みを行なうようになっている。一方、書込まれたデ
ータを読出す場合、読出したデータはそのまま上位装置
に送り、書込まれたデータを送り終わった後、続いて書
込み時に書込んだ誤り訂正符号を読出す。そして、この
誤り訂正符号に基づいて上位装置に送ったデータが正し
いかを判断している。ここで上位装置からの書込データ
および上位装置への読出しデータは、バイト又はワード
単位で扱われており、上位装置と磁気ディスク装置間の
誤り検出のたのバリティビットを追加して誤り検出を行
なうという手法が採られている。
Conventionally, in this type of magnetic disk device, when writing data from a host device, the sent write data is written as is, and when the write data is completed, errors generated from the subsequent write data are written. A correction code is written. On the other hand, when reading written data, the read data is sent as is to the host device, and after the written data has been sent, the error correction code written at the time of writing is subsequently read out. Based on this error correction code, it is determined whether the data sent to the host device is correct. Here, write data from the host device and read data to the host device are handled in byte or word units, and error detection is performed by adding a parity bit for error detection between the host device and the magnetic disk device. A method has been adopted to do this.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上記従来例においては、前述したように上位装置からの
書込データおよび上位装置への読出しデータには、誤り
検出用パリティビットが冗長ビットとして追加されてい
る。また、上記従来例にあっては、書込みデータまたは
続出しデータが偶数ビット誤りを生じた場合には、書込
みデータおよび読出しデータが正常とみなされてしまう
という不都合が生じている。
In the above conventional example, as described above, an error detection parity bit is added as a redundant bit to the write data from the host device and the read data to the host device. Furthermore, in the conventional example described above, there is a problem in that when an even-numbered bit error occurs in the write data or successive data, the write data and the read data are considered normal.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、かかる従来例の有する不都合を改善し
、とくに、書込みデータ又は読出しデータに偶数ビット
の誤りが発生してもこれを有効に検出することができる
磁気ディスク装置を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a magnetic disk device that can improve the disadvantages of the conventional example and, in particular, can effectively detect even-numbered bit errors even if they occur in write data or read data. be.

〔発明の実施例] 以下、本発明の一実施例を第1図ないし第3図に基づい
て説明する。この第1図の実施例は、上位機からの書込
みデータの書き込み指令に従って所定のデータの書込み
を行うとともに、上位機からの読み出し指令に従って所
定のデータを読み出して上位機で送り出す機能を有する
制御手段(図示せず)を備えている。
[Embodiment of the Invention] Hereinafter, an embodiment of the present invention will be described based on FIGS. 1 to 3. The embodiment shown in FIG. 1 is a control means that has the function of writing predetermined data in accordance with a write data write command from a host machine, and reading out predetermined data in accordance with a read command from a host machine and sending it out by the host machine. (not shown).

この制御手段には、CRC回路(但しCRCはCycl
ic  Redundancy  Check;巡回冗
長検査の略)1が併設されている。
This control means includes a CRC circuit (CRC is Cycl
IC Redundancy Check (abbreviation for cyclic redundancy check) 1 is also installed.

このCRC回路1は、上位機からの書込みデータの人力
に際しては、当該データとともに誤り検出用のCRC符
号を入力して書き込みデータの誤り検出を行うCRCチ
ェック機能と、上位機に送るデータの読み出し時には、
当該読出しデータから誤り検出用のCRC符号を生成し
て読み出しデータとともに上位機へ送り込むCRC生成
機能とを備えている。
This CRC circuit 1 has a CRC check function that inputs a CRC code for error detection together with the data when manually writing data from the host machine to detect errors in the write data, and when reading data to be sent to the host machine. ,
It has a CRC generation function that generates a CRC code for error detection from the read data and sends it to the host machine together with the read data.

これを更に詳述すると、 データの書込み時は、CRC回路1はデータバス4の書
込みデータおよび書込みデータに、に続(く誤り検出用
のCRC符号を入力し、誤り検出を行なうとともにデー
タバス5に書込みデータK。
To explain this in more detail, when writing data, the CRC circuit 1 inputs the write data on the data bus 4 and a CRC code for error detection following the write data, and performs error detection. Write data K to.

を出力する。Output.

ECC(但し、Error  Correcting 
 Code;誤り訂正符号の略語)回路2は、データバ
ス5の書込みデータに、を入力し、ECC符号の生成を
行い、書込みデータに、とECC符号をデータバス6に
出力する機能をそなえている。書込みデータに、とEC
C符号は、パラレル・シリアル変換回路3に入力されて
シリアルデータとなり、シリアルデータ線7に出力され
書込まれる。第2図に、この場合の各データバス4,5
゜6の内容を示す。
ECC (However, Error Correcting
Code: Abbreviation for error correction code) The circuit 2 has the function of inputting the write data on the data bus 5, generating an ECC code, and outputting the ECC code as the write data to the data bus 6. . To write data, and EC
The C code is input to the parallel-to-serial conversion circuit 3 and becomes serial data, which is output to the serial data line 7 and written. FIG. 2 shows each data bus 4, 5 in this case.
The contents of ゜6 are shown below.

データの読出し時は、読出しデータY1とECC符号は
シリアルデータ線7からパラレル・シリアル変換回路3
に人力され、パラレルデータとしてデータバス6に出力
される。
When reading data, the read data Y1 and ECC code are sent from the serial data line 7 to the parallel-serial converter circuit 3.
The data is input manually and output to the data bus 6 as parallel data.

ECC回路2はデータバス6の読出しデータおよび続出
しデータに続<ECC符号を入力して誤り検出を行うと
供にデータバス5に読出しデータを出力する。一方、C
RC回路1はデータバス5の読出しデータを入力し、C
RC符号の生成を行いデータバス4に読出しデータと読
出しデータに対するCRC符号を出力し、上位装置に送
出する。
The ECC circuit 2 inputs a continuation ECC code to the read data and successive data on the data bus 6 to perform error detection, and outputs the read data to the data bus 5. On the other hand, C
The RC circuit 1 inputs the read data of the data bus 5, and
It generates an RC code, outputs the read data and the CRC code for the read data to the data bus 4, and sends it to the host device.

第3図に、この場合の各データバス6.5.4の内容を
示す。
FIG. 3 shows the contents of each data bus 6.5.4 in this case.

〔発明の効果〕〔Effect of the invention〕

以上のように、本発明によると上位機との間のデータの
授受に際し、偶数ビットの誤りはもとより、その他の誤
りが生じても、CRC回路の作用によってこの誤りを確
実に捕捉し検出することができるという従来にない優れ
た磁気ディスク装置を提供することができる。
As described above, according to the present invention, even if not only even bit errors but also other errors occur when transmitting and receiving data with a host device, the CRC circuit can reliably capture and detect these errors. This makes it possible to provide an unprecedentedly superior magnetic disk device that can perform the following functions.

【図面の簡単な説明】[Brief explanation of the drawing]

Claims (1)

【特許請求の範囲】[Claims] (1)、上位機からの書込みデータの書き込み指令に従
って所定のデータの書込みを行うとともに、上位機から
の読み出し指令に従って所定のデータを読み出して上位
機へ送り出す機能を備えた制御手段を有する磁気ディス
ク装置において、 前記制御手段にCRC回路を併設するとともに、このC
RC回路が、 前記上位機からの書込みデータの入力に際しては、当該
データとともに誤り検出用のCRC符号を入力して書込
データの誤り検出を行うCRCチェック機能と、 前記上位機に送るデータの読み出し時には、当該読出し
データから誤り検出用のCRC符号を生成して読み出し
データとともに上位機に送り込むCRC生成機能とを備
ええていることを特徴とした磁気ディスク装置。
(1) A magnetic disk having a control means that writes predetermined data in accordance with a write data write command from a host machine, and reads out predetermined data in accordance with a read command from a host machine and sends it to the host machine. In the apparatus, a CRC circuit is provided in addition to the control means, and the CRC circuit is
The RC circuit has a CRC check function to detect errors in the written data by inputting a CRC code for error detection along with the data when inputting write data from the host machine, and reads data sent to the host machine. A magnetic disk device characterized in that it is sometimes equipped with a CRC generation function that generates a CRC code for error detection from the read data and sends it to a host machine together with the read data.
JP63191803A 1988-07-30 1988-07-30 Magnetic disk device Pending JPH0242688A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63191803A JPH0242688A (en) 1988-07-30 1988-07-30 Magnetic disk device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63191803A JPH0242688A (en) 1988-07-30 1988-07-30 Magnetic disk device

Publications (1)

Publication Number Publication Date
JPH0242688A true JPH0242688A (en) 1990-02-13

Family

ID=16280791

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63191803A Pending JPH0242688A (en) 1988-07-30 1988-07-30 Magnetic disk device

Country Status (1)

Country Link
JP (1) JPH0242688A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0616058A (en) * 1993-04-16 1994-01-25 Kubota Corp Agricultural tractor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0616058A (en) * 1993-04-16 1994-01-25 Kubota Corp Agricultural tractor

Similar Documents

Publication Publication Date Title
US6912682B1 (en) Signal processor for correcting and detecting errors
US20020124129A1 (en) Method for using RAM buffers with multiple accesses in flash-based storage systems
JP2672916B2 (en) Data check method for array disk device
JP2696212B2 (en) Error correction device
JP2001290710A (en) Device for detecting data error
JPH07129427A (en) Comparative check method for data with ecc code
JPH0242688A (en) Magnetic disk device
JPH04115340A (en) Duplex storage circuit
JPS62125453A (en) Storage device
JPH1050004A (en) Magnetic disk control device
JPS6023379B2 (en) data processing system
JPH04344374A (en) Method for executing cyclic redundancy check
JPH04205133A (en) Disk controller
JPH05241869A (en) Error detection circuit of information processor
JPS6327940A (en) Storage controller
JPS6155131B2 (en)
JPH05224968A (en) Data check system
JPH04145540A (en) Interface error checking system
JPS6155696B2 (en)
JPH0588992A (en) Memory control system
JPH05174505A (en) Data protective system
JPS61196341A (en) System for correcting memory error
JPS61253564A (en) Storage device
JP2002207641A (en) Data transfer circuit and fault detecting method
JPH05324487A (en) Memory control system