JPH0241767B2 - - Google Patents
Info
- Publication number
- JPH0241767B2 JPH0241767B2 JP59071976A JP7197684A JPH0241767B2 JP H0241767 B2 JPH0241767 B2 JP H0241767B2 JP 59071976 A JP59071976 A JP 59071976A JP 7197684 A JP7197684 A JP 7197684A JP H0241767 B2 JPH0241767 B2 JP H0241767B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- digital signal
- proportional
- down counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002401 inhibitory effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 5
- 238000001514 detection method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/64—Digital differential analysers, i.e. computing devices for differentiation, integration or solving differential or integral equations, using pulses representing increments; Other incremental computing devices for solving difference equations
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Feedback Control In General (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59071976A JPS60215241A (ja) | 1984-04-11 | 1984-04-11 | デイジタル式比例積分回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59071976A JPS60215241A (ja) | 1984-04-11 | 1984-04-11 | デイジタル式比例積分回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60215241A JPS60215241A (ja) | 1985-10-28 |
JPH0241767B2 true JPH0241767B2 (fr) | 1990-09-19 |
Family
ID=13475998
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59071976A Granted JPS60215241A (ja) | 1984-04-11 | 1984-04-11 | デイジタル式比例積分回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60215241A (fr) |
-
1984
- 1984-04-11 JP JP59071976A patent/JPS60215241A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60215241A (ja) | 1985-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20180191356A1 (en) | Control circuit | |
US10833654B2 (en) | Oscillator circuit with comparator delay cancelation | |
JPH0736708B2 (ja) | インバ−タ制御回路 | |
JPH05111241A (ja) | Dc−dcコンバータ | |
JP2509426B2 (ja) | デルタ−シグマ−アナログ/ディジタル変換器 | |
JPH0241767B2 (fr) | ||
JPH0241766B2 (fr) | ||
JPH0241768B2 (fr) | ||
US6967508B2 (en) | Compact frequency doubler/multiplier circuitry | |
JPH0142434B2 (fr) | ||
US4661803A (en) | Analog/digital converter | |
JPH0142425B2 (fr) | ||
JPH0465569B2 (fr) | ||
JPH05243857A (ja) | オフセット不感型スイッチトキャパシタ増幅回路 | |
JPH0530084B2 (fr) | ||
JP2519545Y2 (ja) | 縦続積分型a/d変換器 | |
JPH0446006B2 (fr) | ||
JPH0530085B2 (fr) | ||
JPH0113765B2 (fr) | ||
JPH0365685B2 (fr) | ||
JP3471256B2 (ja) | A/d変換器 | |
JP6405149B2 (ja) | D/a変換回路 | |
SU1101848A1 (ru) | Логарифмический аналого-цифровой преобразователь | |
Panetas-Felouris et al. | Digital to Pulse-Width Converter for Time-Mode PWM signal processing | |
SU718918A1 (ru) | След ща цифрова декада |