JPH0239420A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPH0239420A JPH0239420A JP18920988A JP18920988A JPH0239420A JP H0239420 A JPH0239420 A JP H0239420A JP 18920988 A JP18920988 A JP 18920988A JP 18920988 A JP18920988 A JP 18920988A JP H0239420 A JPH0239420 A JP H0239420A
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- exposure
- photoresist
- radius
- exposure part
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 11
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 24
- 230000002093 peripheral effect Effects 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 21
- 230000000694 effects Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
Landscapes
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は、半導体装置の製造方法およびに製造装置に関
するものである。特にパターンを形成すべきウェハーの
全面にフォトレジストを付したウェハーの周辺部を選択
的に露光する事に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to a method and apparatus for manufacturing a semiconductor device. In particular, it relates to selectively exposing the periphery of a wafer on which a photoresist is applied over the entire surface of the wafer on which a pattern is to be formed.
[従来の技術]
従来の半導体装置の製造方法は、特公昭61−7922
7の様にフォトレジストを全面に塗布したウェハーの周
辺部2〜3wnを直径2〜5Mの円形のUV光照射を行
ない選択的に露光して形成するものであった。[Prior art] A conventional method for manufacturing a semiconductor device is disclosed in Japanese Patent Publication No. 61-7922.
As shown in No. 7, the peripheral portions 2 to 3 wn of a wafer whose entire surface was coated with photoresist were selectively exposed to irradiation with UV light in a circular shape having a diameter of 2 to 5 M.
[発明が解決しようとする課題]
しかし、前述の従来技術ではまず第4図に示したフォト
レジストの断面図のようにフォトレジストの断面の形状
はゆるやかな傾斜を有するという間頴点を生じる。これ
は、第3図のようにフォトレジストの露光が円形の露光
部であるために、露光部の中心に比べてウェハーの中心
側の露光部の周辺部は周辺になる程実効のあるUV光照
射が急激に減少するためである。このようにフォトレジ
ストの断面形状がゆるやかな傾斜を有する事はフォトレ
ジストの膜厚がゆるやかに薄くなっているわけであり、
所定の膜厚に比ベニ程中の何らかの機械的ショックおよ
びウェハーの扱い方によっては容易に割れて欠落しダス
トとなって半導体装置の製造上許用できない悪影響をお
よぼすものである。特に、欠落したフォトレジスト片が
ウェハー上に付着するとエツチングにおいては、障害物
となってエツチングされない所を生じさせるためにパタ
ー、ン欠陥を引き起こし、イオン注入においては、やは
り正常なイオン注入を阻害するために半導体装置として
機能しなくなる等を発生させるために半導体装置の製造
歩留りを低下させるものである。[Problems to be Solved by the Invention] However, the above-mentioned prior art has a drawback in that the cross-sectional shape of the photoresist has a gentle slope as shown in the cross-sectional view of the photoresist shown in FIG. This is because the exposure of the photoresist is a circular exposure area as shown in Figure 3, so the more effective the UV light is at the periphery of the exposure area on the center side of the wafer compared to the center of the exposure area. This is because the irradiation decreases rapidly. The fact that the cross-sectional shape of the photoresist has a gentle slope in this way means that the film thickness of the photoresist is gradually becoming thinner.
Depending on some kind of mechanical shock during the heating process and the way the wafer is handled, the wafer easily cracks and becomes chipped, resulting in dust, which has an unacceptable adverse effect on the production of semiconductor devices. In particular, when a missing photoresist piece adheres to a wafer, it becomes an obstacle during etching and causes pattern defects, causing areas that are not etched, and during ion implantation, it also prevents normal ion implantation. Therefore, the manufacturing yield of the semiconductor device is lowered because the semiconductor device no longer functions as a semiconductor device.
また、スループット的にも良い構造とは言えない。フォ
トレジストの形状を左右する箇所のUV光照射が前述の
ように円形であるために、非常に効率が悪く、露光部の
中心は十分にフォトレジストを露光しているのに対して
ウェハー中心側の所はフォトレジストを露光しうるため
に相当多くの時間を用するものである。これを解決する
ためにはUV光の光源を大きくする事が考えられるがそ
のために、装置の価格が高くなってしまう。Furthermore, this structure cannot be said to be good in terms of throughput. As the UV light irradiation at the location that affects the shape of the photoresist is circular as mentioned above, it is extremely inefficient, and while the center of the exposed area is sufficiently exposed to the photoresist, the UV light irradiation is performed at the center of the wafer. It takes a considerable amount of time to expose the photoresist. In order to solve this problem, it may be possible to increase the size of the UV light source, but this would increase the price of the device.
本発明はこのような従来技術の問題点、歩留り低下や装
置価格の上昇を解決し、その目的は断面形状の良好な、
スループットの高い安価な装置を可能にする技術を提供
することにある。The present invention solves the problems of the prior art, such as a decrease in yield and an increase in equipment cost, and its purpose is to provide a
The objective is to provide technology that enables inexpensive equipment with high throughput.
[課題を解決するための手段]
本発明の半導体装置の製造方法は、ウェハーの周辺部の
選択的な露光をウェハーの半径から選択的に露光する長
さを差し引いた長さを半径とする円に対する接線を少な
くとも2つもしくは2つ以上を有する露光部を用いて露
光する事により前述の問題を解決する。[Means for Solving the Problems] The semiconductor device manufacturing method of the present invention selectively exposes the periphery of a wafer to a circle whose radius is the radius of the wafer minus the length of the selective exposure. The above-mentioned problem is solved by performing exposure using an exposure section having at least two or more tangents to the surface.
[実施例]
第1図は本発明の実施例の4インチ(10mm)ウェハ
ーと露光部の関係図である。第2図はフォトレジスト(
ポジタイプフォトレジスト)の断面図。露光部の形状を
1辺5mmの四角形を元にして、その中のウェハー中心
側の一辺の形状をウェハー外周からil択的に露光する
という事により半径47flの円の接線を2本組み合せ
た形状とした。[Example] FIG. 1 is a diagram showing the relationship between a 4-inch (10 mm) wafer and an exposure section in an example of the present invention. Figure 2 shows photoresist (
Cross-sectional view of positive type photoresist). The shape of the exposure area is based on a square with a side of 5 mm, and the shape of one side of the wafer center side is selectively exposed from the wafer periphery, resulting in a shape that combines two tangents to a circle with a radius of 47 fl. And so.
このような形状の露光部を用いて露光する事によって、
従来技術の円形の露光部では発生していた露光部の中心
とウェハー中心側の露光部の周辺部における実効のUV
光照射量差は大幅に小さくなりその結果が第2図のフォ
トレジストの断面形状であり傾斜は急になり寸法的にも
傾斜部の長さは約30μm以下までに縮少することがで
きた。By exposing using an exposure part with this shape,
The effective UV radiation generated in the center of the exposed area and the periphery of the exposed area on the wafer center side, which was generated in the circular exposure area of the conventional technology.
The difference in the amount of light irradiation was significantly reduced, and the result was the cross-sectional shape of the photoresist shown in Figure 2. The slope became steeper, and the length of the slope was reduced to about 30 μm or less. .
また、スループットの方も露光部の特にウェハーの中心
側の周辺部のUV光照射が強くなったことによりUV光
照射の時間が50%程短かくなり向上した。In addition, the throughput was also improved, as the UV light irradiation time was shortened by about 50% due to the stronger UV light irradiation in the exposure area, particularly in the peripheral area on the center side of the wafer.
[発明の効果コ
以上述べたように本発明によれば、ウェハーの周辺部を
露光する露光部の形状を選択的に露光したいウェハー外
周からの長さをウェハー半径から差し引いた半径の接線
を2つ組み合せる事によりフォトレジストの断面形状を
フォトレジストの破損の危険性の少ない傾斜を急にする
ことができたこの事によって工程中に発生しやすかった
フォトレジストの破損片によるエツチングされない事に
よるパターン欠陥の発生やイオン注入時の阻害物になる
事により半導体装置としての特性不良が生じる等による
歩留シ低下を防止できるものである。[Effects of the Invention] As described above, according to the present invention, the shape of the exposure part that selectively exposes the periphery of the wafer is determined by subtracting the tangent of the radius from the wafer radius by the length from the outer periphery of the wafer to be selectively exposed. By combining the two, the cross-sectional shape of the photoresist can be made to have a steep slope with less risk of damage to the photoresist.This prevents the pattern from being etched by broken pieces of the photoresist that are likely to occur during the process. This can prevent a decrease in yield due to the occurrence of defects or impediments during ion implantation, resulting in poor characteristics of the semiconductor device.
また、露光部の形状を変えた事により、フォトレジスト
の露光を露光部全面においてよりむらなく均一に行なう
事が出来るようになったために、露光時間を短かくする
ことが可能となった。この結果としてスルーブツトが向
上し生産性は増大した。さらには、露光部の形状を変え
ない場合は、より強大な照射量を出力するUV光源を必
要とするために高価格化、高ランニングコスト化が避け
られないものであったがこれも露光部の形状により解決
するという効果もあった。Furthermore, by changing the shape of the exposed area, the photoresist can be exposed more evenly and uniformly over the entire exposed area, making it possible to shorten the exposure time. As a result, throughput improved and productivity increased. Furthermore, if the shape of the exposed area is not changed, a UV light source that outputs a stronger irradiation amount is required, which inevitably leads to higher prices and running costs. This problem was also solved by the shape of the .
なお、本発明の効果は、実施例のみならず、4インチウ
ェハー以外でも同様の効果を有するものでなり、選択的
に露光する長さを変更しても同様に効果を得ることはで
きる。Note that the effects of the present invention are not limited to the embodiments, but are similar to those of wafers other than 4-inch wafers, and the same effects can be obtained even if the length of exposure is selectively changed.
第1図は本発明の実施例の4インチ(100+m++)
ウェハーと露光部の関係説明図。
第2図は本発明の実施例のフォトレジストの断面図。
第31図は従来技術の4インチ(100m+n)ウェハ
ーと露光部の関係説明図。
第4図は従来技術のフォトレジストの断面図。
1・・・・・・・・露光部
2・・・・・・−やウェハー
5・・・・・・・・フォトレジスト
4・・・・・・・・・露光部
第2Figure 1 shows a 4-inch (100+m++) embodiment of the present invention.
An explanatory diagram of the relationship between a wafer and an exposure section. FIG. 2 is a sectional view of a photoresist according to an embodiment of the present invention. FIG. 31 is an explanatory diagram of the relationship between a 4-inch (100m+n) wafer and an exposure section in the prior art. FIG. 4 is a cross-sectional view of a conventional photoresist. 1...Exposure section 2...- and wafer 5...Photoresist 4...Exposure section 2
Claims (2)
レジストを付した前記ウェハーの周辺部を選択的に露光
する工程において、前記露光をウェハーの半径から選択
的に露光する長さを差し引いた長さを半径とする円に対
する接線を少なくとも2つもしくは2つ以上有する露光
部を用いて露光する事を特徴とする半導体装置の製造方
法。(1) In the step of selectively exposing the periphery of the wafer on which a photoresist is applied to the entire surface of the wafer on which a pattern is to be formed, the exposure is carried out over a length calculated by subtracting the selectively exposed length from the radius of the wafer. 1. A method of manufacturing a semiconductor device, comprising performing exposure using an exposure section having at least two or more tangents to a circle whose radius is .
レジストを付した前記ウェハーの周辺部を選択的に露光
する工程において、前記遮光をウェハーの半径から選択
的に露光する長さを差し引いた長さを半径とする円に対
する接線を少なくとも2つもしくは2つ以上有する露光
部を有する事を特徴とする半導体装置の製造装置。(2) In the step of selectively exposing the periphery of the wafer on which a photoresist is applied to the entire surface of the wafer on which a pattern is to be formed, the light shielding is made by subtracting the length of the selective exposure from the radius of the wafer. 1. An apparatus for manufacturing a semiconductor device, comprising an exposure section having at least two or more tangents to a circle whose radius is .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18920988A JPH0239420A (en) | 1988-07-28 | 1988-07-28 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18920988A JPH0239420A (en) | 1988-07-28 | 1988-07-28 | Manufacture of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0239420A true JPH0239420A (en) | 1990-02-08 |
Family
ID=16237366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18920988A Pending JPH0239420A (en) | 1988-07-28 | 1988-07-28 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0239420A (en) |
-
1988
- 1988-07-28 JP JP18920988A patent/JPH0239420A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1312529C (en) | Photomask for off-axis illumination and its producing method | |
US5885756A (en) | Methods of patterning a semiconductor wafer having an active region and a peripheral region, and patterned wafers formed thereby | |
JPH0239420A (en) | Manufacture of semiconductor device | |
JPS58175830A (en) | Forming method for pattern | |
JP2000340492A (en) | Mask for electron beam exposure and manufacture of semiconductor device using the same | |
JPH0239419A (en) | Manufacture of semiconductor device | |
US6818910B2 (en) | Writing methodology to reduce write time, and system for performing same | |
US4410580A (en) | Semiconductor wafer | |
JPS6148706B2 (en) | ||
JPS6118955A (en) | Reticle mask | |
JPH01243525A (en) | Method of flattening process | |
JP2001133957A (en) | Photomask capable of obtaining inclined pattern section on photoresist | |
KR0141176B1 (en) | Treatment method of wafer edge | |
KR100269235B1 (en) | Method of lead frame | |
JPH0282517A (en) | Pattern formation | |
JPH02968A (en) | Photomask | |
JPS6222262B2 (en) | ||
JPS62219520A (en) | Formation of resist pattern | |
JPH11297585A (en) | Manufacture of semiconductor manufacturing system | |
JPS60224224A (en) | Mask aligning method | |
JPH0244059B2 (en) | ||
JP2664218B2 (en) | White point correction method | |
JPH01245257A (en) | Mask and its production | |
JPS59184525A (en) | Formation of pattern | |
JPS59102235A (en) | Photomask |