JPH0235467B2 - - Google Patents
Info
- Publication number
- JPH0235467B2 JPH0235467B2 JP57082810A JP8281082A JPH0235467B2 JP H0235467 B2 JPH0235467 B2 JP H0235467B2 JP 57082810 A JP57082810 A JP 57082810A JP 8281082 A JP8281082 A JP 8281082A JP H0235467 B2 JPH0235467 B2 JP H0235467B2
- Authority
- JP
- Japan
- Prior art keywords
- package
- plastic
- film
- metal
- plastic package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57082810A JPS58199543A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置のパツケ−ジ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57082810A JPS58199543A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置のパツケ−ジ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58199543A JPS58199543A (ja) | 1983-11-19 |
JPH0235467B2 true JPH0235467B2 (enrdf_load_stackoverflow) | 1990-08-10 |
Family
ID=13784764
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57082810A Granted JPS58199543A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置のパツケ−ジ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58199543A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4633573A (en) * | 1982-10-12 | 1987-01-06 | Aegis, Inc. | Microcircuit package and sealing method |
JPS6212953U (enrdf_load_stackoverflow) * | 1985-07-09 | 1987-01-26 | ||
JP2684387B2 (ja) * | 1988-08-26 | 1997-12-03 | 株式会社半導体エネルギー研究所 | 電子装置およびその作製方法 |
US6756670B1 (en) | 1988-08-26 | 2004-06-29 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device and its manufacturing method |
KR101007900B1 (ko) * | 2005-03-23 | 2011-01-14 | 후지쯔 세미컨덕터 가부시키가이샤 | 반도체 장치 및 그 제조 방법 |
JP6418605B2 (ja) * | 2015-07-31 | 2018-11-07 | 東芝メモリ株式会社 | 半導体装置および半導体装置の製造方法 |
JP6524003B2 (ja) * | 2016-03-17 | 2019-06-05 | 東芝メモリ株式会社 | 半導体装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5223248U (enrdf_load_stackoverflow) * | 1975-08-08 | 1977-02-18 |
-
1982
- 1982-05-17 JP JP57082810A patent/JPS58199543A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58199543A (ja) | 1983-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4939316A (en) | Aluminum alloy semiconductor packages | |
TW463347B (en) | A method of assembling a semiconductor device package | |
US3585461A (en) | High reliability semiconductive devices and integrated circuits | |
EP0076856A1 (en) | Method of making a semiconductor device having a projecting, plated electrode | |
JPH0235467B2 (enrdf_load_stackoverflow) | ||
JPS6140137B2 (enrdf_load_stackoverflow) | ||
US4338486A (en) | Housing for electrical and electronic components | |
US20030042597A1 (en) | Semiconductor device | |
TWI646641B (zh) | Waterproof package module and waterproof packaging process | |
JPH02105418A (ja) | 樹脂封止型半導体装置 | |
JP2522405B2 (ja) | チップ形固体電解コンデンサ | |
JPS6142429B2 (enrdf_load_stackoverflow) | ||
JPH0546978B2 (enrdf_load_stackoverflow) | ||
JPS62205650A (ja) | 半導体装置用基板 | |
JPS596566A (ja) | リ−ドフレ−ム及びこれを用いた半導体装置 | |
JPS6156869B2 (enrdf_load_stackoverflow) | ||
JPH02105546A (ja) | 半導体装置 | |
JPH03238851A (ja) | 大電力絶縁樹脂封止型半導体装置 | |
JPS5848952A (ja) | Ic用リ−ドフレ−ム | |
JPS58158952A (ja) | 半導体装置及びその製造法 | |
JPS6158243A (ja) | 半導体装置の製造方法 | |
JPH0249456A (ja) | 樹脂封止型半導体装置 | |
JPS59208759A (ja) | 半導体装置 | |
JPS5937470A (ja) | 磁気抵抗効果型磁気センサ− | |
JPS5817628A (ja) | 半導体集積回路装置およびその製造方法 |