JPH02312408A - Sampling signal generator - Google Patents

Sampling signal generator

Info

Publication number
JPH02312408A
JPH02312408A JP1135272A JP13527289A JPH02312408A JP H02312408 A JPH02312408 A JP H02312408A JP 1135272 A JP1135272 A JP 1135272A JP 13527289 A JP13527289 A JP 13527289A JP H02312408 A JPH02312408 A JP H02312408A
Authority
JP
Japan
Prior art keywords
signal
reference signal
section
frequency
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1135272A
Other languages
Japanese (ja)
Inventor
Masaki Fukumura
福村 政規
Toshiyuki Okitsu
俊幸 興津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP1135272A priority Critical patent/JPH02312408A/en
Publication of JPH02312408A publication Critical patent/JPH02312408A/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

PURPOSE:To easily synchronize each sampling by one set of device even in the case plural analog signal input parts exist by generating an internal reference signal from a fundamental oscillation frequency signal, comparing it with an external reference signal, and correcting the fundamental oscillation frequency signal so as to eliminate its phase difference. CONSTITUTION:In the case a reference signal inputted from the outside is 50Hz, a frequency setting part 1 sets an oscillating signal of a fundamental oscillating part so as to become 600Hz in conformity therewith, and an internal reference signal generating part 3 converts this signal of 600Hz to an internal reference signal of 50Hz. In the case a phase of the internal reference signal leads a phase of an external reference signal, a signal for delaying the phase of the internal reference signal is outputted from a phase comparing part 4, and a timing correcting part 5 outputs a correcting signal for delaying the phase of the internal reference signal to the fundamental oscillating part 2. In such a way, since the correction to the fundamental oscillating part 2 is executed, a fundamental oscillation frequency signal synchronizing with the external reference signal is obtained, and in the case plural analog signal input parts exist, each sampling can be synchronized easily.

Description

【発明の詳細な説明】 A、産業上の利用分野 本発明はアナログ信号をディジタル継電器等に取り込む
タイミングをとるためのサンプリング信号を作成するサ
ンプリング信号発生装置に関する。
DETAILED DESCRIPTION OF THE INVENTION A. Field of Industrial Application The present invention relates to a sampling signal generation device for generating a sampling signal for determining the timing of inputting an analog signal to a digital relay or the like.

B0発明の概要 本発明は、商用周波数信号を外部基準信号とし、該外部
基準信号からアナログ信号の取り込みタイミングをとる
ためのサンプリング信号を作成するサンプリング信号発
生装置において、 外部基準信号の周波数に応じて作成した内部基準信号と
前記外部基準信号の位相を比較し、その位相ずれがなく
なるように補正した信号に基づいてサンプリング信号を
作成することにより、常に外部基準信号に同期したサン
プリング信号を出力することができるととらに、アナロ
グ信号入力部が複数のある場合に1台の装置によって各
々のサンプリングを同期させることができるようにした
ものである。
B0 Summary of the Invention The present invention provides a sampling signal generator that uses a commercial frequency signal as an external reference signal and generates a sampling signal for timing the acquisition of an analog signal from the external reference signal. Comparing the phases of the created internal reference signal and the external reference signal, and creating a sampling signal based on the signal corrected to eliminate the phase shift, thereby always outputting a sampling signal synchronized with the external reference signal. In addition, when there are multiple analog signal input sections, it is possible to synchronize the sampling of each with one device.

C0従来の技術 一般にディジタル継電器においてアナログ信号を取り込
むタイミングは、商用周波数信号(60Hz又は50 
HZ )を基準にして30°毎又は90°毎になってい
る。このようにアナログ信号を取り込むタイミングをと
るためのサンプリング信号はサンプリング信号発生装置
によって作成される。
C0 Conventional technology In general, the timing at which analog signals are taken in in digital relays is based on the commercial frequency signal (60Hz or 50Hz).
It is every 30 degrees or every 90 degrees based on HZ). In this way, a sampling signal for timing the acquisition of analog signals is generated by a sampling signal generator.

D1発明が解決しようとする課題 前記アナログ信号の取り込みおよび処理を1つのCPU
で行っている場合は問題ない。ところがアナログ信号の
取り込み装置が複数台ある場合、各装置の取り込みタイ
ミングを同期させるためには、各取り込み装置毎に基準
となる商用周波数信号からサンプリング信号を作るため
の装置が必要となる。したがって装置が複雑化および大
形化してしまう。
D1 Problem to be solved by the invention
There is no problem if you are doing so. However, when there are multiple analog signal capture devices, in order to synchronize the capture timing of each device, each capture device requires a device for creating a sampling signal from a reference commercial frequency signal. Therefore, the device becomes complicated and large.

本発明は上記の点に鑑みてなされたものでその目的は、
アナログ信号入力部が複数ある場合でも1台の簡単な装
置によって各々のサンプリングを同期させることがてき
るサンプリング信号発生装置を提供することにある。
The present invention has been made in view of the above points, and its purpose is to:
An object of the present invention is to provide a sampling signal generator capable of synchronizing sampling of each analog signal input section with one simple device even when there are a plurality of analog signal input sections.

96課題を解決するための手段 本発明は、商用周波数信号を外部基準信号とし、該外部
基準信号からアナログ信号の取り込みタイミングをとる
ためのサンプリング信号を作成するサンプリング信号発
生装置において、 前記外部基準信号の周波数に応じて基本発振周波数を設
定する周波数設定部と、 前記周波数設定部で設定された周波数の基本発振周波数
信号を作成する基本発振部と、前記基本発振部の出力信
号を前記外部基準信号の周波数に応じた内部基準信号に
変換する内部基準信号作成部と、 前記内部基準信号作成部の出力信号と前記外部基準信号
を比較して位相ずれを判定する位相比較部と、 前記位相比較部で判定された位相ずれをなくすように前
記基本発振部の基本発振周波数信号を補正する補正部と
、 前記補正部により補正された基本発振部の出力信号に基
づいてサンプリング信号を作成するサンプリング信号作
成部とを備えたことを特徴としている。
96 Means for Solving the Problems The present invention provides a sampling signal generation device that uses a commercial frequency signal as an external reference signal and creates a sampling signal for determining the timing of taking in an analog signal from the external reference signal, comprising: the external reference signal. a frequency setting section that sets a basic oscillation frequency according to the frequency of the frequency setting section; a basic oscillation section that creates a basic oscillation frequency signal of the frequency set by the frequency setting section; an internal reference signal generation section that converts the signal into an internal reference signal according to the frequency of the external reference signal; a phase comparison section that compares the output signal of the internal reference signal generation section and the external reference signal to determine a phase shift; and the phase comparison section. a correction unit that corrects the basic oscillation frequency signal of the basic oscillation unit so as to eliminate the phase shift determined by the correction unit; and a sampling signal creation unit that creates a sampling signal based on the output signal of the basic oscillation unit corrected by the correction unit. It is characterized by having a section.

F4作用 周波数設定部は外部基準信号の周波数(商用周波数50
117又は60 T−1z )に応じて基本発振部の発
振周波数を設定4−る。内部基準信号作成部は基本発振
部の出力信号を、例えば外部基準信号の周波数が501
1 zであれば50 I−1zに変換4゛る。
The F4 action frequency setting section sets the frequency of the external reference signal (commercial frequency 50
117 or 60 T-1z), the oscillation frequency of the basic oscillation section is set. The internal reference signal generator generates the output signal of the basic oscillation unit, for example, when the frequency of the external reference signal is 501.
If it is 1z, it is converted to 50I-1z by 4゛.

この内部基準信号作成部で変換された5 0 Hzの信
鱈と外部基準信号(501(z )は位1’■比較部に
おいて位■1が比較される。その結果補正部は位相ずれ
がなくなるように基本発振部の基本発振周波数信号を補
止する。ザンブリング信号作成部は補i11された基本
発振部の出力信号に基づいて例えば90°毎のタイミン
グのザンブリング信号を作成して出カケる。このザンブ
リング信号出力は常に外部基準信号(例えば50 j(
zの商用周波数信号)に同期することになる。このため
アナログ信号入力部が複数ある場合には、本発明の装置
の出力信号によって各々ザンブリングを行うことによっ
て、各々のザノブリングを容易に同期させることができ
る。
The 50 Hz Shinko cod converted by this internal reference signal creation section and the external reference signal (501(z) are compared at the 1' position in the comparison section. As a result, the correction section eliminates the phase shift. The basic oscillation frequency signal of the basic oscillation section is compensated as follows.The zumbling signal generation section generates and outputs a zumbling signal with a timing of, for example, every 90 degrees based on the compensated output signal of the basic oscillation section i11. This zumbling signal output is always connected to an external reference signal (e.g. 50 j (
z commercial frequency signal). Therefore, when there are a plurality of analog signal input sections, each zanbling can be easily synchronized by performing zanbling using the output signal of the apparatus of the present invention.

また外部基準信号が消失する(商用電源の停電等による
)と、同期はとれないもののザンブリング信号出力は確
保される。このためザンブリング信号を使った処理等は
停止することはない。
Furthermore, if the external reference signal disappears (due to a commercial power outage, etc.), the zumbling signal output will be ensured, although synchronization will not be achieved. Therefore, processing using the zumbling signal does not stop.

G 実施例 以下、図面を参照しながら本発明の一実施例を説明する
。第1図において1は外部から入力される基準信号(商
用周波数信号、50 HZ又は60I−IZ)に合わ仕
て基本発振部2の発振周波数を設定する周波数設定部で
ある。基本発振部2は前記設定部1の設定により例えば
6001−I z又は720 Hy、の基本発振周波数
信号を発振する。3は基−7= 本発振部2の出力信号を例えば6001−(y、から5
01−1 y、に、又は72011Zから60 Ilz
に変換して内部7<準信号を作成する内部基準信号作成
部である。4は内部基準信号作成部3て作成された内部
基準信号(50Hz又は601−(y、 )と外部から
入力される基準信号(50Hz又は60Hz)を比較し
、位相ずれを判定する位相比較部である。
G. Example Hereinafter, an example of the present invention will be described with reference to the drawings. In FIG. 1, reference numeral 1 denotes a frequency setting section that sets the oscillation frequency of the basic oscillation section 2 in accordance with a reference signal (commercial frequency signal, 50 Hz or 60 I-IZ) input from the outside. The basic oscillation unit 2 oscillates a basic oscillation frequency signal of 6001-Iz or 720 Hy, for example, according to the settings of the setting unit 1. 3 is based on −7= The output signal of the oscillator 2 is, for example, 6001−(y, to 5
01-1 y, or 72011Z to 60 Ilz
This is an internal reference signal creation unit that converts the internal reference signal into an internal reference signal to create an internal 7<quasi-signal. 4 is a phase comparison unit that compares the internal reference signal (50Hz or 601-(y, ) created by the internal reference signal creation unit 3 with the reference signal (50Hz or 60Hz) input from the outside and determines the phase shift. be.

5は位相比較部4の判定結果に基づいて前記基本発振部
2の基本発振周波数信号の位相を補正するタイミング補
正部である。6は基本発振部2の出力信号から90°毎
の信号を作成する90°タイミング作成部である。7は
基本発振部2の出力信号と90゛タイミング作成部6の
出力信号にh(づいてザンブリング信号を作成するザン
プリンタ信号選択部である。
Reference numeral 5 denotes a timing correction section that corrects the phase of the basic oscillation frequency signal of the basic oscillation section 2 based on the determination result of the phase comparison section 4. Reference numeral 6 denotes a 90° timing generation unit that generates signals every 90° from the output signal of the basic oscillation unit 2. Reference numeral 7 denotes a thumper signal selection section which creates a zumbling signal based on the output signal of the basic oscillation section 2 and the output signal of the 90° timing creation section 6.

上記のように構成された装置において、外部から入力さ
れる基準信号(商用周波数信号)が50HZである場合
、周波数設定部1はそれに合わせて基本発振部2の発振
信号周波数が600 Hzになるように設定する。内部
基準信号作成部3は前記5001−I zの信号を50
Hzの内部基準信号に変換する。この50 Hzの内部
基準信号の位相は位相比較部4において外部基準信号(
50I−I Z )の位相と比較される。いま内部基準
信号の位相が外部基準信号の位相よりも早い場合は、位
相比較部4から内部基準信号の位相を遅くするための信
号が出力される。このためタイミング補正部5は基本発
振部2に内部基準信号の位相を遅らせる補正信号を出力
ずろ。これによって基本発振部2の基本発振信号の1周
期j=u周期を延ばす処理が行われる。また逆に内部基
準信号の位相が外部基準信号の位相よりも遅い場合は、
位相比較部4から内部基準信号の位相を早くするための
信号が出力され、基本発振部2に対して前記の場合とは
逆の補正処理が施される。このように基本発振部2に対
する補正が行われることによって常に外部基準信号に同
期した基本発振周波数信号が得られる。
In the device configured as described above, if the reference signal (commercial frequency signal) input from the outside is 50 Hz, the frequency setting section 1 sets the oscillation signal frequency of the basic oscillation section 2 to 600 Hz accordingly. Set to . The internal reference signal generation unit 3 converts the signal 5001-Iz into 50
Convert to Hz internal reference signal. The phase of this 50 Hz internal reference signal is determined by the external reference signal (
50I-IZ). If the phase of the internal reference signal is now earlier than the phase of the external reference signal, the phase comparator 4 outputs a signal for delaying the phase of the internal reference signal. For this reason, the timing correction section 5 outputs a correction signal to the basic oscillation section 2 that delays the phase of the internal reference signal. As a result, processing for extending one period j=u period of the basic oscillation signal of the basic oscillation unit 2 is performed. Conversely, if the phase of the internal reference signal is slower than the phase of the external reference signal,
A signal for accelerating the phase of the internal reference signal is output from the phase comparison section 4, and a correction process opposite to that in the above case is performed on the basic oscillation section 2. By correcting the basic oscillation unit 2 in this way, a basic oscillation frequency signal that is always synchronized with the external reference signal can be obtained.

このため90°タイミング作成部6およびサンプリング
信号選択部7で作成されたサンプリング信号は常に外部
基準信号に同期したものどなる。したがってアナログ信
号入力部が複数ある場合には複数のサンプリング回路を
設ける必要がなく、第1図の回路の出力信号を使用する
だけで、各々のサンプリングを同期させることが容易に
行える。
Therefore, the sampling signals created by the 90° timing creation section 6 and the sampling signal selection section 7 are always synchronized with the external reference signal. Therefore, when there are a plurality of analog signal input sections, there is no need to provide a plurality of sampling circuits, and each sampling can be easily synchronized by simply using the output signal of the circuit shown in FIG.

また商用電源の停電等で外部基準信号が消失した場合は
非同期になってしまうが、ザンプリング信号出力そのも
のは確保されるので、サンプリング信号を使った各種の
処理は停止されずに済む。
Furthermore, if the external reference signal is lost due to a power outage of the commercial power supply, etc., the synchronization will become asynchronous, but the sampling signal output itself will be ensured, so various processes using the sampling signal will not be stopped.

尚、基本発振部2の基本発振信号の周波数は600Hz
、720Hzに限らず他の周波数を用いても良い。
The frequency of the basic oscillation signal of the basic oscillation unit 2 is 600Hz.
, 720Hz, and other frequencies may be used.

I] 発明の効果 以上のように本発明によれば、基本発振周波数信号から
内部基準信号を作成し、該信号を外部基準信号と比較し
、その位相差をなくずように前記基本発振周波数信号を
補正し、その補正された信号に基づいてサンプリング信
号を得るようにしたもので、次のような効果が得られる
I] Effects of the Invention As described above, according to the present invention, an internal reference signal is created from a fundamental oscillation frequency signal, this signal is compared with an external reference signal, and the fundamental oscillation frequency signal is adjusted to eliminate the phase difference. is corrected and a sampling signal is obtained based on the corrected signal, and the following effects can be obtained.

(1)アナログ信号入力部が複数ある場合でも、複数の
サンプリング回路を設ける必要はなく、I11一 台の装置だけで各々のサンプリングを同期させることが
容易に行える。
(1) Even if there are multiple analog signal input sections, there is no need to provide multiple sampling circuits, and each sampling can be easily synchronized using only one I11 device.

(2)外部基準信号がなくなった場合非同期となるが、
サンプリング信号は確保されるのでその信号を使った処
理は停止されずに済む。
(2) If the external reference signal is lost, it will become unsynchronized, but
Since the sampling signal is secured, processing using that signal does not have to be stopped.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例を示すブロック図である。 1・・周波数設定部、2・・・基本発振部、3・・内部
基準信号作成部、4・・位相比較部、5・・・タイミン
グ補正部、6・・90°タイミング作成部、7・・サン
プリング信号選択部。 外2名
FIG. 1 is a block diagram showing one embodiment of the present invention. 1. Frequency setting section, 2. Basic oscillation section, 3. Internal reference signal generation section, 4. Phase comparison section, 5. Timing correction section, 6. 90° timing generation section, 7. - Sampling signal selection section. 2 people outside

Claims (1)

【特許請求の範囲】[Claims] (1)商用周波数信号を外部基準信号とし、該外部基準
信号からアナログ信号の取り込みタイミングをとるため
のサンプリング信号を作成するサンプリング信号発生装
置において、 前記外部基準信号の周波数に応じて基本発振周波数を設
定する周波数設定部と、 前記周波数設定部で設定された周波数の基本発振周波数
信号を作成する基本発振部と、 前記基本発振部の出力信号を前記外部基準信号の周波数
に応じた内部基準信号に変換する内部基準信号作成部と
、 前記内部基準信号作成部の出力信号と前記外部基準信号
を比較して位相ずれを判定する位相比較部と、 前記位相比較部で判定された位相ずれをなくすように前
記基本発振部の基本発振周波数信号を補正する補正部と
、 前記補正部により補正された基本発振部の出力信号に基
づいてサンプリング信号を作成するサンプリング信号作
成部とを備えたことを特徴とするサンプリング信号発生
装置。
(1) In a sampling signal generation device that uses a commercial frequency signal as an external reference signal and creates a sampling signal for determining the timing of capturing an analog signal from the external reference signal, the basic oscillation frequency is set according to the frequency of the external reference signal. a frequency setting section for setting a frequency, a basic oscillation section for creating a basic oscillation frequency signal of the frequency set by the frequency setting section, and an output signal of the basic oscillation section for converting the output signal of the basic oscillation section into an internal reference signal according to the frequency of the external reference signal. an internal reference signal generation section for converting; a phase comparison section for comparing the output signal of the internal reference signal generation section and the external reference signal to determine a phase shift; and a phase comparison section for eliminating the phase shift determined by the phase comparison section. further comprising: a correction section that corrects the fundamental oscillation frequency signal of the basic oscillation section; and a sampling signal creation section that creates a sampling signal based on the output signal of the basic oscillation section corrected by the correction section. sampling signal generator.
JP1135272A 1989-05-29 1989-05-29 Sampling signal generator Pending JPH02312408A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1135272A JPH02312408A (en) 1989-05-29 1989-05-29 Sampling signal generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1135272A JPH02312408A (en) 1989-05-29 1989-05-29 Sampling signal generator

Publications (1)

Publication Number Publication Date
JPH02312408A true JPH02312408A (en) 1990-12-27

Family

ID=15147825

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1135272A Pending JPH02312408A (en) 1989-05-29 1989-05-29 Sampling signal generator

Country Status (1)

Country Link
JP (1) JPH02312408A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06315221A (en) * 1993-04-26 1994-11-08 Mitsubishi Electric Corp Digital protective relay having automatic adjusting function
JP2009095158A (en) * 2007-10-10 2009-04-30 Meidensha Corp Digital protective relay device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06315221A (en) * 1993-04-26 1994-11-08 Mitsubishi Electric Corp Digital protective relay having automatic adjusting function
JP2009095158A (en) * 2007-10-10 2009-04-30 Meidensha Corp Digital protective relay device

Similar Documents

Publication Publication Date Title
KR910017776A (en) Phase synchronization circuit
JPH02312408A (en) Sampling signal generator
KR920020856A (en) Synchronous Clock Generation Circuit
EP1154553B1 (en) Method and circuit for synchronizing parallel voltage source inverters
KR970056136A (en) System clock generator
KR960035417A (en) Synchronous Separation Circuits and Monitors
JPH08221150A (en) Clock abnormality detecting device
KR910016209A (en) Time difference correction device of video signal
KR970019561A (en) Horizontal Synchronization Signal Synchronizer
KR200212537Y1 (en) Apparatus for synchronization between frame pulse and clock signal
KR0133877Y1 (en) Circuit for generating synchronization signals
KR0135204B1 (en) Synchronizer for switching system
KR19990076232A (en) Frequency phase restorer
JP3346497B2 (en) Power synchronized pulse generation circuit
JPS6413833A (en) Frame synchronizing clock generating circuit
JPH0265569A (en) Video signal processing unit
JPS6444194A (en) Sampling clock generator for video signal
KR900019369A (en) Clock Generation Circuit of Digital Image Processing Equipment
JPH0425239A (en) Synchronous circuit
JPH07209379A (en) Semiconductor test device synchronized with outside clock
JPH01126012A (en) Oscillation output control circuit
KR960028166A (en) Apparatus and method for compensating timing error of horizontal sync signal in sampled video signal
KR940008513A (en) Digital Convergence Devices for Multiple Synchronous Sialty (CRT) Display Devices
JPH0257669U (en)
KR930003763A (en) Synchronous Clock Generation Circuit of Color Image Processing System