KR970019561A - Horizontal Synchronization Signal Synchronizer - Google Patents

Horizontal Synchronization Signal Synchronizer Download PDF

Info

Publication number
KR970019561A
KR970019561A KR1019950030074A KR19950030074A KR970019561A KR 970019561 A KR970019561 A KR 970019561A KR 1019950030074 A KR1019950030074 A KR 1019950030074A KR 19950030074 A KR19950030074 A KR 19950030074A KR 970019561 A KR970019561 A KR 970019561A
Authority
KR
South Korea
Prior art keywords
signal
synchronous signal
horizontal
synchronizing
composite
Prior art date
Application number
KR1019950030074A
Other languages
Korean (ko)
Other versions
KR0160725B1 (en
Inventor
최해민
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950030074A priority Critical patent/KR0160725B1/en
Publication of KR970019561A publication Critical patent/KR970019561A/en
Application granted granted Critical
Publication of KR0160725B1 publication Critical patent/KR0160725B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/44—Colour synchronisation
    • H04N9/45—Generation or recovery of colour sub-carriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

본 발명은 수평동기신호 동기장치에 관한 것으로, 특히 씨디-오케이(CD-OK) 시스템에서의 수평동기신호 동기장치에 관한 것이다.The present invention relates to a horizontal synchronizing signal synchronizing apparatus, and more particularly, to a horizontal synchronizing signal synchronizing apparatus in a CD-OK system.

씨디-오케이시스템에서 수평동기신호와 칼라부반송파를 동기시키는 수평동기신호 동기장치는 복합동기신호를 생성하는 복합동기신호 발생부; 복합동기신호의 매 주기마다 복합동기신호에 동기를 맞추어 칼라부반송파를 반전시키는 칼라부반송파 제어부; 상기 칼라부반송파를 유입하여 수평동기신호를 생성하는 수평동기신호 발생부; 수평동기신호만을 선택하는 수평동기신호 선택부; 상기 수평동기신호 발생부와 수평동기신호 선택부에서 출력된 신호를 유입하여 위상차신호를 생성하는 위상동기루프부; 및 위상차신호에 의하여 분주된 주파수출력을 제어하여 상기 복합동기신호 발생부에서 출력되는 복합동기신호와 칼라부반송파의 동기를 맞추게 하는 주파수분주부를 포함함을 특징으로 한다. 본 발명의 수평동기신호 동기장치는 NTSC엔코더에 유입되는 칼라부반송파의 복합동기 신호와의 동기를 가장 적절하게 맞춤으로서, 텔레비전 화면에 도트스크롤 현상을 제거하는 기능을 제공한다.In a CD-OK system, a horizontal synchronizing signal synchronizing apparatus for synchronizing a horizontal synchronizing signal with a color subcarrier includes: a compound synchronizing signal generating unit for generating a compound synchronizing signal; A color subcarrier control unit for inverting the color subcarriers in synchronization with the complex synchronous signal every cycle of the complex synchronous signal; A horizontal synchronous signal generator for generating a horizontal synchronous signal by introducing the color carrier; A horizontal synchronous signal selection unit for selecting only a horizontal synchronous signal; A phase synchronous loop unit configured to generate a phase difference signal by receiving a signal output from the horizontal synchronous signal generator and a horizontal synchronous signal selector; And a frequency divider configured to control the frequency output divided by the phase difference signal to synchronize the composite synchronous signal output from the composite synchronous signal generator with the color subcarrier. The horizontal synchronizing signal synchronizing apparatus of the present invention provides the function of eliminating the dot scroll phenomenon on a television screen by most appropriately synchronizing with the complex synchronizing signal of the color subcarrier flowing into the NTSC encoder.

Description

수평동기신호 동기장치Horizontal Synchronization Signal Synchronizer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 씨디-오케이시스템에서의 수평동기신호 동깆아치를 설명하기 위한 블록도이다.1 is a block diagram illustrating a horizontal synchronous signal synch arch in a CD-OK system according to the present invention.

Claims (4)

씨디-오케이시스템에서 수평동기신호와 칼라부반송파를 동기시키는 수평동기신호 동기장치에 있어서, 클락을 유입하여 복합동기신호를 생성하는 복합동기신호 발생부; 상기 복합동기신호 발생부에서 출력된 복합동기신호의 매 주기마다 복합동기신호에 동기를 맞추어 칼라부반송파를 반전시키는 칼라부반송파 제어부; 상기 칼라부반송파 제어부에서 출력된 신호를 유입하여 수평동기신호를 생성하는 수평동기신호 발생부; 상기 복합동기신호 발생부에서 생성된 복합동기신호중 수평동기신호만을 선택하는 수평동기신호 선택부; 상기 수평동기신호 발생부와 수평동기신호 선택부에서 출력된 신호를 유입하여 위상차신호를 생성하는 위상동기루푸부; 및 발진 클락을 분주하고 상기 위상동기루프부에서 생성된 위상차신호에 의하여 분주된 주파수출력을 제어하여 상기 복합동기신호 발생부에서 출력되는 복합동기신호와 칼라부반송파와의 동기를 맞추게 하는 주파수분주부를 포함함을 특징으로 하는 수평동기신호 동기 장치.A horizontal synchronous signal synchronizing apparatus for synchronizing a horizontal synchronous signal with a color subcarrier in a CD-OK system, the apparatus comprising: a composite synchronous signal generating unit configured to generate a complex synchronous signal by introducing a clock; A color subcarrier control unit for inverting the color subcarriers in synchronization with the complex synchronous signal at every cycle of the complex synchronous signal output from the complex synchronous signal generator; A horizontal synchronous signal generator for generating a horizontal synchronous signal by inputting a signal output from the color carrier control unit; A horizontal synchronous signal selection unit for selecting only a horizontal synchronous signal among the composite synchronous signals generated by the composite synchronous signal generator; A phase synchronous loop unit for generating a phase difference signal by introducing a signal output from the horizontal synchronous signal generator and a horizontal synchronous signal selector; And a frequency division unit for dividing the oscillation clock and controlling the frequency output divided by the phase difference signal generated by the phase synchronization loop unit to synchronize the composite synchronization signal output from the composite synchronization signal generator with the color carrier. Horizontal synchronization signal synchronization device, characterized in that it comprises a. 제1항에 있어서, 칼라부반송파 제어부는 상기 복합동기신호 발생부의 복합동기신호를 반전시키는 인버터와 반전된 복합동기신호를 이 분주하는 D플립플롭. D플립플롭의 반전과 비반전 단자와 접속하여 3.579545MHz의 출력을 제어하는 쓰리스테이트 버퍼. 3.579545MHz를 유입하여 증폭하는 증폭부와 증폭부의 출력을 각각 반전, 비반전 시켜 쓰리스테이트 버퍼로 출력시키는 인버터를 포함함을 특징으로 하는 수평동기신호 동기장치.2. The D flip-flop according to claim 1, wherein the color carrier control section divides the inverter and the inverted composite synchronous signal inverts the composite synchronous signal of the composite synchronous signal generator. Three-state buffer that controls 3.579545MHz output by connecting D flip-flop inverting and non-inverting terminals. And an inverter for inverting and non-inverting the output of the amplifying unit and amplifying the 3.579545 MHz, respectively, and outputting them to the three-state buffer. 제2항에 있어서, 칼라부반송파 제어부는 복합동기신호 발생부의 출력을 2분주하고 2분주된 클락의 반전 시점에 3.579545MHz의 칼라부반송파를 동기시켜 반전되게 출력시킴을 특징으로 하는 수평동기신호 동기장치.The horizontal synchronous signal synchronizing device according to claim 2, wherein the color subcarrier control unit divides the output of the composite synchronous signal generating unit into two parts and inverts the color subcarrier of 3.579545 MHz at the inversion time of the divided clock. 제1항에 있어서, 복합동기신호 발생부에서 초기에 설정되어 출력되는 수평주파수의 주기는 63.5μS보다 다소 작게 설정함을 특징으로 하는 수평동기신호 동기장치.The horizontal synchronizing signal synchronizing device according to claim 1, wherein the period of the horizontal frequency initially set and output by the composite synchronizing signal generating unit is set to be slightly smaller than 63.5 μS. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950030074A 1995-09-14 1995-09-14 Apparatus for synchronizing horizontal synchronous signal KR0160725B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950030074A KR0160725B1 (en) 1995-09-14 1995-09-14 Apparatus for synchronizing horizontal synchronous signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950030074A KR0160725B1 (en) 1995-09-14 1995-09-14 Apparatus for synchronizing horizontal synchronous signal

Publications (2)

Publication Number Publication Date
KR970019561A true KR970019561A (en) 1997-04-30
KR0160725B1 KR0160725B1 (en) 1999-01-15

Family

ID=19426837

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950030074A KR0160725B1 (en) 1995-09-14 1995-09-14 Apparatus for synchronizing horizontal synchronous signal

Country Status (1)

Country Link
KR (1) KR0160725B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100408032B1 (en) * 2001-12-29 2003-12-01 엘지전자 주식회사 Filter for eliminating a dot pattern and method thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018212438A2 (en) 2017-05-15 2018-11-22 주식회사 엘지화학 Lithium electrode and lithium secondary battery comprising same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100408032B1 (en) * 2001-12-29 2003-12-01 엘지전자 주식회사 Filter for eliminating a dot pattern and method thereof

Also Published As

Publication number Publication date
KR0160725B1 (en) 1999-01-15

Similar Documents

Publication Publication Date Title
KR890004576A (en) Clock signal generation system
KR960028380A (en) Clock Delay Compensation and Duty Control System for Phase-locked Loop Circuits
KR890001351A (en) TV deflection device
KR860008672A (en) 2-loop line deflection system
KR920702143A (en) Display Synchronization Timing Signal Generation System for Video Processing
KR970019561A (en) Horizontal Synchronization Signal Synchronizer
KR910009048A (en) Image display device circuit including video signal processing circuit and agitator circuit
KR930015670A (en) Horizontal Blanking Signal Generator for Multiple Scan Rate Operation
KR960035417A (en) Synchronous Separation Circuits and Monitors
KR920009222A (en) Character display
KR0184198B1 (en) Clock generator
ATE205658T1 (en) SIGNAL GENERATOR FOR VIDEO SYNCHRONIZATION AND METHOD
KR970024558A (en) Clock generator
JPH0741228Y2 (en) Digital signal multiplexer
JPS6444194A (en) Sampling clock generator for video signal
KR970005112Y1 (en) Phase locking device
KR960006486A (en) Clock generator
JPH02312408A (en) Sampling signal generator
JPH01126012A (en) Oscillation output control circuit
KR950034183A (en) Still Image Control Device of Digital Video Data
KR970056909A (en) Horizontal Sync Signal Generator of Video Signal
KR910003999A (en) Compound Synchronization Generation Circuit
JPH0370275A (en) Video display device
KR970056903A (en) External Synchronization Circuit of Video Synchronization Generator
KR940003180A (en) System Clock Generation Circuit for Synchronous Clock Generation in Synchronous Multiple Devices

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050727

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee