JPH02270396A - Manufacture of multilayered ceramic board with built-in capacitor - Google Patents

Manufacture of multilayered ceramic board with built-in capacitor

Info

Publication number
JPH02270396A
JPH02270396A JP1092377A JP9237789A JPH02270396A JP H02270396 A JPH02270396 A JP H02270396A JP 1092377 A JP1092377 A JP 1092377A JP 9237789 A JP9237789 A JP 9237789A JP H02270396 A JPH02270396 A JP H02270396A
Authority
JP
Japan
Prior art keywords
green sheet
paste
capacitor
dielectric
built
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1092377A
Other languages
Japanese (ja)
Inventor
Masa Kubota
雅 久保田
Shuichi Kawaminami
修一 川南
Hideo Kamiaka
上赤 日出夫
Senjo Yamagishi
山岸 千丈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiheiyo Cement Corp
Original Assignee
Nihon Cement Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Cement Co Ltd filed Critical Nihon Cement Co Ltd
Priority to JP1092377A priority Critical patent/JPH02270396A/en
Publication of JPH02270396A publication Critical patent/JPH02270396A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To prevent recesses and voids from occurring in a board by a method wherein insulator paste is applied as thick as a dielectric paste to the part of a ceramic green sheet face where the dielectric paste is not applied, and the ceramic green sheets are bonded together by pressure and burned. CONSTITUTION:A capacitor electrode electrode 4 is formed on a green sheet 1 through a screen printing so thick as to be 10mum in thickness after drying, and a dielectric paste is printed thereon through a screen printing so thick as to be 40mum in thickness after drying. On the other hand, a green sheet 1' provided with opposed electrodes and a wiring conductor is manufactured, which is laminated on the above green sheet 1 and bonded together by thermo- compression, and a binder is removed from the bonded body, then the bonded body is burned at a temperature of 850 deg.C for 10 minutes into an integral structure for the manufacture of a multilayered ceramic board of this design. By this setup, the layers of a manufactured multilayered board are free of irregularities, and the multilayered board is enhanced in circuit component mountable area and improved in mounting density.

Description

【発明の詳細な説明】 [産業上の利用分野〕 本発明は、コンデンサ内蔵多層セラミック基板の製造方
法に関し、特に、セラミックグリーンシートに誘電体ペ
ーストを塗工し、その上面に同組成のセラミックグリー
ンシートを圧着し、焼成するコンデンサ内蔵多層セラミ
ック基板の製造方法の改良に関するものである。
Detailed Description of the Invention [Industrial Application Field] The present invention relates to a method for manufacturing a multilayer ceramic substrate with a built-in capacitor, and in particular to a method of coating a dielectric paste on a ceramic green sheet, and applying ceramic green of the same composition on the top surface. The present invention relates to an improvement in a method for manufacturing a multilayer ceramic substrate with a built-in capacitor, in which sheets are crimped and fired.

[従来の技術] 従来、コンデンサを内蔵するセラミック回路基板を同時
焼成によって製造する方法には、セラミックグリーンシ
ートに電極印刷したのち、コンデンサ形成部分に誘電体
ペーストを印刷し、その上に対向電極を印刷し、必要に
応じて、更に誘電体印刷と電極印刷を繰り返し、その後
別のセラミックグリーンシートを重ねて圧着し、一体焼
成してコンデンサを内蔵するセラミック基板を作製する
方法がある。
[Conventional technology] Conventionally, the method of manufacturing a ceramic circuit board with a built-in capacitor by co-firing involves printing electrodes on a ceramic green sheet, printing a dielectric paste on the capacitor formation area, and placing a counter electrode on top of that. There is a method of printing, repeating dielectric printing and electrode printing as necessary, and then stacking another ceramic green sheet and press-bonding it, and firing it together to produce a ceramic substrate with a built-in capacitor.

[発明か解決しようとする課題] しかしながら、この方法の場合、第7図に示すように、
積層して一体焼成した回路基板lOには、誘電体11と
隣の誘電体12との間に位置する回路基板10の表面に
凹み13が生じたり、第8図に示すように、誘電体11
と隣の誘電体12との間にボイド14が生じたりする欠
点があった。
[Problem to be solved by the invention] However, in the case of this method, as shown in FIG.
In the laminated and integrally fired circuit board 10, a recess 13 is formed on the surface of the circuit board 10 located between the dielectric 11 and the adjacent dielectric 12, and as shown in FIG.
There is a drawback that a void 14 is generated between the dielectric material 12 and the adjacent dielectric material 12.

E問題点を解決するための手段] 本発明者らは、誘電体を印刷した部分、或は誘電体印刷
と電極印刷を繰り返し行なった部分の周囲に基板材料と
同じ材料の絶縁体ペーストを同一の厚さに印刷すること
により、基板の凹みやボイドの発生を防止することがで
きるとの知見を得て本発明を完成した。
[Means for Solving Problem E] The present inventors applied an insulating paste made of the same material as the substrate material around the part where dielectric was printed or the part where dielectric printing and electrode printing were repeated. The present invention was completed based on the knowledge that the occurrence of dents and voids on the substrate can be prevented by printing to a thickness of .

すなわち、本発明の要旨は、セラミックグリーンシート
に誘電体ペーストを塗工し、その上面に同組成のセラミ
ックグリーンシートを圧着し、焼成するコンデンサ内蔵
多層セラミック基板の製造5方法において、セラミック
グリーンシート上の誘電体ペースト塗工面以外の面部分
に絶縁体ペーストを誘電体ペーストの厚さと同じ厚さに
塗工したのち、セラミックグリーンシートを圧着し、焼
成することを特徴とするコンデンサ内蔵多層セラミック
基板の製造方法にある。
That is, the gist of the present invention is to apply dielectric paste to a ceramic green sheet, press-bond a ceramic green sheet of the same composition onto the top surface of the dielectric paste, and then sinter the ceramic green sheet with a built-in capacitor. A multilayer ceramic substrate with a built-in capacitor, characterized in that an insulating paste is applied to the surface other than the dielectric paste-coated surface to the same thickness as the dielectric paste, and then a ceramic green sheet is crimped and fired. It's in the manufacturing method.

本発明でグリーンシート材料に用いられるセラミックと
しては、グリーンシート多層積層法に用いられるもので
あれば任意のものが使用できるが、回路基板の焼成に際
して導体材料の選択幅があり、微細配線が可能な点から
、焼成温度が800〜1000℃の低fAMA結セラミ
ックス基板に用いられるものが好ましい。
As the ceramic used for the green sheet material in the present invention, any ceramic can be used as long as it is used in the green sheet multilayer lamination method, but there is a wide selection of conductor materials when firing the circuit board, making fine wiring possible. From this point of view, those used for low fAMA bonded ceramic substrates with a firing temperature of 800 to 1000°C are preferable.

このような基板材料の絶縁体粉末としては、例えばZn
O−Mg0−AjzOs系粉末、5iOa−Bin3系
ガラス粉末とアルミナ粉末を所定割合で混合した粉末、
PbO−5iO□−B*0s−CaO系ガラス粉末とア
ルミナ粉末を所定割合で混合した粉末、CaQ−Aja
03−5iOa−B203系ガラス粉末とアルミナ粉末
を所定割合で混合した粉末、MgO−Al2O,−5l
Oa−BaOa系ガラス粉末とアルミナ粉末を所定割合
で混合した粉末。
As an insulating powder for such a substrate material, for example, Zn
O-Mg0-AjzOs based powder, 5iOa-Bin3 based glass powder and alumina powder mixed in a predetermined ratio;
PbO-5iO□-B*0s-CaO-based glass powder and alumina powder mixed in a predetermined ratio, CaQ-Aja
03-5iOa-B203 glass powder and alumina powder mixed in a predetermined ratio, MgO-Al2O, -5l
A powder made by mixing Oa-BaOa glass powder and alumina powder in a predetermined ratio.

Ba5n(SO,l粉末等がアル。Ba5n (SO, l powder, etc.) is al.

誘電体としては特に限定はないが、クリーンシートの焼
成温度にほぼ合致した800〜1000℃で焼成できる
誘電体が好ましい。
The dielectric material is not particularly limited, but a dielectric material that can be fired at a temperature of 800 to 1000°C, which approximately matches the firing temperature of the clean sheet, is preferred.

本発明の方法において、コンデンサを形成する誘電体と
、その周囲を充填する絶縁体とはそれぞれ印刷される。
In the method of the invention, the dielectric material forming the capacitor and the insulating material filling around it are each printed.

印刷は、通常のスクリーン印刷法が用いられる。For printing, a normal screen printing method is used.

誘電体及び絶縁体の印刷膜厚は、印刷スクリーンのメツ
シュの選択、乳剤厚さの変更及びペーストの固形分量の
調節によって行なう。
The printed film thickness of the dielectric and insulator is controlled by selecting the printing screen mesh, changing the emulsion thickness, and adjusting the solids content of the paste.

誘電体層とその周囲の絶縁体層とはその厚さをなるべく
同じにすることが好ましく、かつ、その境界のギャップ
は50um以下にすることが望ましい、ギヤ・ンプが大
きすぎるとギャップ間で導体の断線を生ずるおそれがあ
るからである。
It is preferable that the dielectric layer and the surrounding insulating layer have the same thickness as possible, and the gap at the boundary between them is preferably 50 um or less. This is because there is a risk of wire breakage.

単体コンデンサを形成せしめる場合は、通常グリーンシ
ート上に下部導体を印刷し、次いで誘電体、絶縁体、上
部導体の順で印刷を行なうのが。
When forming a single capacitor, the lower conductor is usually printed on a green sheet, followed by the dielectric, the insulator, and the upper conductor in that order.

誘電体の厚み精度上好ましいが、更に好ましくは上部導
体は上部に積層されるグリーンシート上に印刷し、厚さ
を同じに印刷された誘電体及び絶縁体の上部に積層され
る。
This is preferable in terms of the accuracy of the thickness of the dielectric, but more preferably the upper conductor is printed on a green sheet laminated on top, and the upper conductor is laminated on top of the dielectric and insulator printed to the same thickness.

多層コンデンサを形成せしめる場合には、下部グリーン
シート上に導体、誘電体、絶縁体を印刷した上に、更に
導体、誘電体、絶縁体を印刷し、必要に応じてこれが繰
り返される。
When forming a multilayer capacitor, conductors, dielectrics, and insulators are printed on the lower green sheet, and further conductors, dielectrics, and insulators are printed, and this process is repeated as necessary.

下部導体から上部層へ配線を持っでいく場合には絶縁体
ペースト印刷部にスルーホールを設ける。スルーホール
は印刷乾燥後に打抜いてもよいし、また絶縁体ペースト
の印刷時に形成させることもできる。
When wiring is carried from the lower conductor to the upper layer, a through hole is provided in the insulating paste printed part. The through holes may be punched out after printing has dried, or they may be formed during printing of the insulating paste.

[実施例] 以下、本発明を実施例によって具体的に説明する。[Example] Hereinafter, the present invention will be specifically explained with reference to Examples.

実施例1 セラミックグリーンシートはアルミナとホウ珪酸ガラス
を50:50 (重量比)で混ぜた粉末にバインダと溶
剤を加えてスラリーとし、塗工して作製した。
Example 1 Ceramic green sheets were prepared by adding a binder and a solvent to powder of alumina and borosilicate glass mixed at a ratio of 50:50 (weight ratio) to form a slurry, and coating the slurry.

誘電体ペーストは、Pb(Mg+z3Nbazi)03
−PbTiO:+〜PbO誘電体粉末にビヒクルを加え
て作製した。
The dielectric paste is Pb(Mg+z3Nbazi)03
-PbTiO: + ~ Produced by adding a vehicle to PbO dielectric powder.

絶縁体ペーストはアルミナとホウ珪酸ガラスを50:5
0 (重量比)で混ぜた粉末にビヒクルを加えて作製し
た。
The insulation paste is a 50:5 ratio of alumina and borosilicate glass.
It was prepared by adding a vehicle to powder mixed at 0 (weight ratio).

導電体ペーストはAg−Pdf15%)粉末にビヒクル
を加えたペーストを用いた。
The conductor paste used was a paste prepared by adding a vehicle to Ag-Pdf 15% powder.

第1図〜第5図は本発明の回路基板の製造方法の実施例
における工程を示す。
1 to 5 show steps in an embodiment of the method for manufacturing a circuit board of the present invention.

第1図は誘電体層を形成する厚さ0.3mmのセラミッ
クグリーンシートlの上面図及び断面図を示し、その必
要箇所にスルーホール2を穿孔し、次いでスルーホール
2に導電体ペーストを充填した後乾燥し、更に配線用導
体3を印刷した6第2図で、第1図のグリーンシート上
にコンデンサ用電極4を、印刷乾燥後にその厚さが10
μmになるようにスクリーン印刷し、その上に誘電体ペ
ースト5を乾燥後の厚さが4011Inになるようにス
クリーン印刷した。
Figure 1 shows a top view and a cross-sectional view of a ceramic green sheet l with a thickness of 0.3 mm that forms a dielectric layer, through-holes 2 are drilled in the necessary locations, and the through-holes 2 are then filled with conductive paste. After printing and drying, the wiring conductor 3 was printed. 6 In Fig. 2, the capacitor electrode 4 was printed on the green sheet shown in Fig. 1, and after drying, the thickness was 10.
The dielectric paste 5 was screen-printed on it so that the thickness after drying was 4011 In.

第3図で、第3図の誘電体を印刷していない部分に絶縁
体ペースト6を乾燥後の厚さが50μmになるように印
刷した。
In FIG. 3, an insulating paste 6 was printed on the portion where the dielectric material in FIG. 3 was not printed so that the thickness after drying was 50 μm.

別に、第1図と同様の対向電極及び配線用導体を有する
グリーンシートl°を作製し、第4図に示すように第3
図のシート上に積層し、熱圧着させ、この圧着体を脱バ
インダした後、850℃で10分間一体焼成して第5図
に示す断面のコンデンサ内蔵回路基板7を得た。
Separately, a green sheet l° having a counter electrode and a wiring conductor similar to that shown in FIG.
They were laminated on the sheet shown in the figure and bonded under heat. After removing the binder from the pressed body, they were integrally fired at 850° C. for 10 minutes to obtain a circuit board 7 with a built-in capacitor having the cross section shown in FIG.

実施例2 実施例1の第2図で、コンデンサ電極、誘電体及び絶縁
体を印刷する工程を繰り返し、得られた積層体にスルー
ホール穿孔して導電体ペーストにより各電極を接続させ
た後、グリーンシートを積層し、熱圧着し、脱バインダ
した後、850℃で10分間一体焼成して、第6図に断
面図を示すような多層コンデンサを内蔵する回路基板8
を得た。
Example 2 The process of printing capacitor electrodes, dielectrics, and insulators in FIG. 2 of Example 1 was repeated, and after drilling through holes in the obtained laminate and connecting each electrode with conductive paste, After laminating the green sheets, thermo-compression bonding, and removing the binder, the circuit board 8 is baked at 850°C for 10 minutes and has a built-in multilayer capacitor as shown in the cross-sectional view of FIG.
I got it.

[発明の効果] 本発明はコンデンサ内蔵多層セラミック基板を製造する
に当たり、セラミックグリーンシート面に、誘電体ペー
スト及び該ペーストが塗工されない部分に絶縁体ペース
トをそれぞれ同一厚さに塗工し、次いで使のセラミック
グリーンシートを圧着し焼成するので、製造された多層
基板の各層には凹凸がない、したがって、従来の製法に
よる凹凸の多い多層基板に比して回路素子の搭載可能面
積が拡大され、実装密度を高めることができる。
[Effects of the Invention] In manufacturing a multilayer ceramic substrate with a built-in capacitor, the present invention applies a dielectric paste and an insulating paste to the same thickness on the surface of a ceramic green sheet, and then applies the insulating paste to the areas where the paste is not applied. Since the ceramic green sheets are pressed and fired, each layer of the manufactured multilayer board has no unevenness.Therefore, compared to multilayer boards with many unevenness produced by conventional manufacturing methods, the area where circuit elements can be mounted is expanded. Packaging density can be increased.

【図面の簡単な説明】[Brief explanation of drawings]

第1図〜第5図は本発明の実施例のコンデンサ内蔵回路
基板の製造工程の説明図で、第6図は他の実施例で得ら
れた多層コンデンサを内蔵する回路基板の断面図である
。第7図及び第8図は従来法により得られた基板の断面
図である。 ■=セラミックグリーンシート 2 スルーホール 3:配線用導体 4 電極 5・誘電体ペースト 6:絶縁体ペースト 7.8二回路基板 出願人 日本セメント株式会社、 代理人 弁理士 厚 1)桂 一部 テ15― 手続辛…正書(方式) 平成1年7月31日
Figures 1 to 5 are explanatory diagrams of the manufacturing process of a circuit board with a built-in capacitor according to an example of the present invention, and Figure 6 is a cross-sectional view of a circuit board with a built-in multilayer capacitor obtained in another example. . FIGS. 7 and 8 are cross-sectional views of substrates obtained by the conventional method. ■= Ceramic green sheet 2 Through hole 3: Wiring conductor 4 Electrode 5/Dielectric paste 6: Insulator paste 7.8 2 Circuit board Applicant: Nippon Cement Co., Ltd., Agent: Patent attorney Atsushi 1) Katsura Part Te 15 - Procedural Shinshu…Author (Method) July 31, 1999

Claims (1)

【特許請求の範囲】[Claims] (1)セラミックグリーンシート(1)に誘電体ペース
ト(5)を塗工し、その上面に同組成のセラミックグリ
ーンシート(1)を圧着し、焼成するコンデンサ内蔵多
層セラミック基板の製造方法において、セラミックグリ
ーンシート(1)上の誘電体ペースト塗工面以外の面部
分に絶縁体ペースト(6)を誘電体ペーストの厚さと同
じ厚さに塗工したのち、セラミックグリーンシート(1
)を圧着し、焼成することを特徴とするコンデンサ内蔵
多層セラミック基板の製造方法。
(1) A method for manufacturing a multilayer ceramic substrate with a built-in capacitor, in which a ceramic green sheet (1) is coated with a dielectric paste (5), a ceramic green sheet (1) of the same composition is crimped on the top surface, and then fired. After applying the insulating paste (6) to the same thickness as the dielectric paste on the surface of the green sheet (1) other than the dielectric paste-coated surface, apply the ceramic green sheet (1) to the same thickness as the dielectric paste.
) A method for manufacturing a multilayer ceramic substrate with a built-in capacitor, characterized by crimping and firing.
JP1092377A 1989-04-11 1989-04-11 Manufacture of multilayered ceramic board with built-in capacitor Pending JPH02270396A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1092377A JPH02270396A (en) 1989-04-11 1989-04-11 Manufacture of multilayered ceramic board with built-in capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1092377A JPH02270396A (en) 1989-04-11 1989-04-11 Manufacture of multilayered ceramic board with built-in capacitor

Publications (1)

Publication Number Publication Date
JPH02270396A true JPH02270396A (en) 1990-11-05

Family

ID=14052737

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1092377A Pending JPH02270396A (en) 1989-04-11 1989-04-11 Manufacture of multilayered ceramic board with built-in capacitor

Country Status (1)

Country Link
JP (1) JPH02270396A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5656113A (en) * 1993-08-03 1997-08-12 Ngk Spark Plug Co., Ltd. Method of manufacturing a multilayered wiring substrate of aluminum nitride having a high dielectric layer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0195591A (en) * 1987-10-07 1989-04-13 Murata Mfg Co Ltd Multylayered ceramic substrate and manufacture thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0195591A (en) * 1987-10-07 1989-04-13 Murata Mfg Co Ltd Multylayered ceramic substrate and manufacture thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5656113A (en) * 1993-08-03 1997-08-12 Ngk Spark Plug Co., Ltd. Method of manufacturing a multilayered wiring substrate of aluminum nitride having a high dielectric layer
US5709928A (en) * 1993-08-03 1998-01-20 Ngk Spark Plug Co., Ltd Multilayered wiring substrate of aluminum nitride having a high dielectric layer and method of manufacture thereof

Similar Documents

Publication Publication Date Title
US7206187B2 (en) Ceramic electronic component and its manufacturing method
US6036798A (en) Process for producing electronic part with laminated substrates
US6785941B2 (en) Method for manufacturing multi layer ceramic components
CN112242252A (en) Multilayer ceramic capacitor
US4470098A (en) Multilayer ceramic dielectric capacitors
US5655209A (en) Multilayer ceramic substrates having internal capacitor, and process for producing same
JP2002015939A (en) Multilayered electronic component and its manufacturing method
US4914260A (en) Ceramic multi-layer printed circuit boards
KR101805074B1 (en) Preparation method of ceramic multilayer circuit board
JP2004179348A (en) Method for manufacturing ceramic laminated body
JPH02270396A (en) Manufacture of multilayered ceramic board with built-in capacitor
JPH09266131A (en) Multilayer electronic part
US7378049B2 (en) Method for producing ceramic substrate and electronic component module using ceramic substrate
JPH09260192A (en) Multilayer capacitor
JP4429130B2 (en) Manufacturing method of ceramic electronic component
JPH0645758A (en) Multilayer ceramic board and manufacture thereof
JPH02239697A (en) Manufacture of circuit board
JPH03191596A (en) Manufacture of multilayer ceramic board with built-in capacitor
JPH0380596A (en) Manufacture of multilayer ceramic circuit substrate
JPH1065341A (en) Manufacturing method of multilayer ceramic board
JPH1167574A (en) Ceramic electronic component and its manufacturing
JPS6029209B2 (en) Manufacturing method of multilayer ceramic capacitor
JP2023174139A (en) Multilayer ceramic electronic component and manufacturing method of the same
JPH09260197A (en) Laminated electronic part
JP4540453B2 (en) Method for manufacturing multilayer electronic component and method for manufacturing multilayer electronic component