JPH0225212B2 - - Google Patents

Info

Publication number
JPH0225212B2
JPH0225212B2 JP60074548A JP7454885A JPH0225212B2 JP H0225212 B2 JPH0225212 B2 JP H0225212B2 JP 60074548 A JP60074548 A JP 60074548A JP 7454885 A JP7454885 A JP 7454885A JP H0225212 B2 JPH0225212 B2 JP H0225212B2
Authority
JP
Japan
Prior art keywords
standard
lock
processor
state
states
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60074548A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6118062A (ja
Inventor
Teimoshii Robinson Jon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6118062A publication Critical patent/JPS6118062A/ja
Publication of JPH0225212B2 publication Critical patent/JPH0225212B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP60074548A 1984-06-29 1985-04-10 マルチプロセツサ・システム Granted JPS6118062A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/626,163 US4709326A (en) 1984-06-29 1984-06-29 General locking/synchronization facility with canonical states and mapping of processors
US626163 1984-06-29

Publications (2)

Publication Number Publication Date
JPS6118062A JPS6118062A (ja) 1986-01-25
JPH0225212B2 true JPH0225212B2 (https=) 1990-06-01

Family

ID=24509220

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60074548A Granted JPS6118062A (ja) 1984-06-29 1985-04-10 マルチプロセツサ・システム

Country Status (4)

Country Link
US (1) US4709326A (https=)
EP (1) EP0166984B1 (https=)
JP (1) JPS6118062A (https=)
DE (1) DE3573032D1 (https=)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691181A (en) * 1984-08-21 1997-11-25 Celltech Limited DNA encoding lipase from human gastric mucosal tissue
JPS6243766A (ja) * 1985-08-21 1987-02-25 Hitachi Ltd 共用資源の状態管理方式
JPS62197858A (ja) * 1986-02-26 1987-09-01 Hitachi Ltd システム間デ−タベ−ス共用方式
US5146565A (en) * 1986-07-18 1992-09-08 Intel Corporation I/O Control system having a plurality of access enabling bits for controlling access to selective ports of an I/O device
GB2192739B (en) * 1986-07-18 1991-02-13 Intel Corp Selective input/output port protection
US4858116A (en) * 1987-05-01 1989-08-15 Digital Equipment Corporation Method and apparatus for managing multiple lock indicators in a multiprocessor computer system
US4941083A (en) * 1987-05-01 1990-07-10 Digital Equipment Corporation Method and apparatus for initiating interlock read transactions on a multiprocessor computer system
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US5179665A (en) * 1987-06-24 1993-01-12 Westinghouse Electric Corp. Microprocessor information exchange with updating of messages by asynchronous processors using assigned and/or available buffers in dual port memory
US5319780A (en) * 1987-10-19 1994-06-07 International Business Machines Corporation System that implicitly locks a subtree or explicitly locks a node based upon whether or not an explicit lock request is issued
GB2217064A (en) * 1988-03-23 1989-10-18 Benchmark Technologies Interfacing asynchronous processors
US5029169A (en) * 1989-07-11 1991-07-02 Bell Communications Research, Inc. Methods and apparatus for fault detection
JPH07101410B2 (ja) * 1990-01-17 1995-11-01 インターナショナル、ビジネス、マシーンズ、コーポレーション データ処理ネットワークにおいて逐次化手段の試験のため命令流の実行を同期させる方法
JP2528876Y2 (ja) * 1990-06-26 1997-03-12 株式会社ニチエイ サウナ器具
US5339397A (en) * 1990-10-12 1994-08-16 International Business Machines Corporation Hardware primary directory lock
US5285528A (en) * 1991-02-22 1994-02-08 International Business Machines Corporation Data structures and algorithms for managing lock states of addressable element ranges
JPH05210640A (ja) * 1992-01-31 1993-08-20 Hitachi Ltd マルチプロセッサシステム
US5392433A (en) * 1992-09-25 1995-02-21 International Business Machines Corporation Method and apparatus for intraprocess locking of a shared resource in a computer system
US5721943A (en) * 1993-10-14 1998-02-24 International Business Machines Corporation Negotiable locks for concurrent access of control data by multiple programs
US5860137A (en) * 1995-07-21 1999-01-12 Emc Corporation Dynamic load balancing
US6173375B1 (en) 1997-02-28 2001-01-09 Lucent Technologies Inc. Method for accessing a shared resource in a multiprocessor system
US6108757A (en) * 1997-02-28 2000-08-22 Lucent Technologies Inc. Method for locking a shared resource in multiprocessor system
GB2359641B (en) * 2000-02-25 2002-02-13 Siroyan Ltd Mapping circuitry and method
US7222119B1 (en) * 2003-02-14 2007-05-22 Google Inc. Namespace locking scheme
CN102103523A (zh) * 2009-12-22 2011-06-22 国际商业机器公司 锁分配控制的方法和装置
CN103377086A (zh) * 2012-04-27 2013-10-30 华为技术有限公司 用于异步多核系统操作共享资源的方法、装置及系统

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4037214A (en) * 1976-04-30 1977-07-19 International Business Machines Corporation Key register controlled accessing system
US4249241A (en) * 1978-10-23 1981-02-03 International Business Machines Corporation Object access serialization apparatus for a data processing system
US4245306A (en) * 1978-12-21 1981-01-13 Burroughs Corporation Selection of addressed processor in a multi-processor network
US4408273A (en) * 1980-05-27 1983-10-04 International Business Machines Corporation Method and means for cataloging data sets using dual keyed data sets and direct pointers
US4480304A (en) * 1980-10-06 1984-10-30 International Business Machines Corporation Method and means for the retention of locks across system, subsystem, and communication failures in a multiprocessing, multiprogramming, shared data environment
JPS5852264B2 (ja) * 1981-06-12 1983-11-21 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション マルチユニツト・システム
US4574350A (en) * 1982-05-19 1986-03-04 At&T Bell Laboratories Shared resource locking apparatus

Also Published As

Publication number Publication date
DE3573032D1 (en) 1989-10-19
EP0166984A3 (en) 1987-12-09
JPS6118062A (ja) 1986-01-25
US4709326A (en) 1987-11-24
EP0166984B1 (en) 1989-09-13
EP0166984A2 (en) 1986-01-08

Similar Documents

Publication Publication Date Title
JPH0225212B2 (https=)
US5721870A (en) Lock control for a shared main storage data processing system
KR100293795B1 (ko) 분산형데이터베이스시스템및데이터엔티티액세스방법
JPS6240740B2 (https=)
KR960012423B1 (ko) 비동기식 디지탈 프로세서 사이에 정보를 교환하기 위한 방법 및 장치
US6185650B1 (en) High performance locking facility
US5555380A (en) Data transfer system with buffer request including block length to update the buffer pointer prior to transferring of the block
US5063501A (en) Information control system for selectively transferring a tree lock from a parent node to a child node thereby freeing other nodes for concurrent access
US6253274B1 (en) Apparatus for a high performance locking facility
US6088757A (en) Computer program means and device for conducting high performance locking facility in a loosely coupled environment
JPS58133696A (ja) 記憶制御方式
US7861093B2 (en) Managing data access via a loop only if changed locking facility
CA2117506C (en) Return address adding mechanism for use in parallel processing system
GB2626639A (en) Collaborative editing of vector graphics
EP0483250B1 (en) Non-busy-waiting resource control
US20030027465A1 (en) Connection device
JP3996355B2 (ja) マルチプロセッサシステム
US9753765B1 (en) Multi-processor integrated circuits
JP3588966B2 (ja) 情報処理システム
JPS61289448A (ja) バツフア記憶装置
JPS6249570A (ja) 画像処理装置
JP2615046B2 (ja) レコード追加処理方法
CN121255445A (zh) 数据交互方法、系统及设备、计算机程序产品
JPH0561772A (ja) 情報処理システム
JPH04364555A (ja) ネットワーク共用ウィンドウ制御システム