JPH02244628A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH02244628A
JPH02244628A JP6204289A JP6204289A JPH02244628A JP H02244628 A JPH02244628 A JP H02244628A JP 6204289 A JP6204289 A JP 6204289A JP 6204289 A JP6204289 A JP 6204289A JP H02244628 A JPH02244628 A JP H02244628A
Authority
JP
Japan
Prior art keywords
film
hole
wetetching
oxygen plasma
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6204289A
Other languages
Japanese (ja)
Inventor
Toshiya Yamato
大和 俊哉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP6204289A priority Critical patent/JPH02244628A/en
Publication of JPH02244628A publication Critical patent/JPH02244628A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enable the etching process to be performed during the wetetching process of the next lower layer by a method wherein, after making a hole in the thin film on an upper layer by reactive dryetching process, the resist surface is irradiated with oxygen plasma. CONSTITUTION:A photoresist film 6 is patterned so as to make a hole in a double structured protective film formed on a PSG film 4 as a lower layer and an Si nitride film 5 as an upper layer covering an Al bonding pad 3 formed on an Si oxide film 2 on an Si substrate 1. Next, a hole is made in the film 5 by reactive ion etching process using the film 6 as a mask. Next, the surface of the substrate 1 is irradiated with oxygen plasma (a) meeting the requirements of 100-500W for 1-5 minutes. Later, a hole is made in the film 4 by wetetching process. Through these procedures, the even etching process can be performed avoiding the sticking of bubbles during the wetetching process.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、半導体装置を製造する際の薄膜の開孔方法に
関する。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a method of opening holes in a thin film when manufacturing a semiconductor device.

(従来の技術) 近年、半導体装置の微細化が進むにつれて信頼性向I−
のために、半導体表面の保護膜として2層構造の薄l摸
が用いられることが多い。
(Prior art) In recent years, as the miniaturization of semiconductor devices has progressed, the reliability has increased.
Therefore, a thin film having a two-layer structure is often used as a protective film on the semiconductor surface.

第2図は従来の半導体装置のポンディングパッド部J−
の保護膜の開孔工程を示す断面図である。
Figure 2 shows the bonding pad part J- of a conventional semiconductor device.
FIG. 3 is a cross-sectional view showing the step of opening holes in the protective film.

第2図において、1はシリコン基板、2はシリコン酸化
膜、3はアミルポンディングパッド、4は燐珪酸ガラス
(以下、PSGという)膜、5はシリコン窒化膜、6は
フォトレジスト膜である。
In FIG. 2, 1 is a silicon substrate, 2 is a silicon oxide film, 3 is an amyl bonding pad, 4 is a phosphosilicate glass (hereinafter referred to as PSG) film, 5 is a silicon nitride film, and 6 is a photoresist film.

次に保護膜の開孔]−程について説明する6まず、シリ
コン基板1−ヒのシリコン酸化膜2」二に形成されたア
ルミボンデングパッド3を覆う下層がPSG膜4、J−
層がシリコン窒化膜5から形成される2M構造の保護膜
を開孔するために、フォトレジスト膜6をパターニング
する(第2図(a))。次にこのフォトレジスト膜6を
マスクとしてCF、ガスを用いた反応性イオンエツチン
グにより1−層のシリコン窒化膜を開孔する(第2図(
b))、次に弗酸系エツチング液によるウェットエツチ
ングにより下層のP S G膜4を開孔する(第2図(
c))、その後フォトレジスト膜6を除去する。以−に
の]二程により2層構造の保護膜の開孔が実施されてい
た。
Next, we will explain the opening of the protective film.
The photoresist film 6 is patterned to open holes in the 2M structure protective film whose layer is formed from the silicon nitride film 5 (FIG. 2(a)). Next, using this photoresist film 6 as a mask, a 1-layer silicon nitride film is opened by reactive ion etching using CF and gas (see Fig. 2).
b)) Next, holes are opened in the lower PSG film 4 by wet etching using a hydrofluoric acid etching solution (see Fig. 2).
c)) Then, the photoresist film 6 is removed. In the second step described above, holes were formed in the two-layered protective film.

(発明が解決しようとする課題) しかしながら、1−記従来の開孔方法では、1−層のシ
リコン窒化膜を開孔する際、反応性イオンエツチングに
よりレジスト表面が変質し、次の下層P S G膜をウ
ェットエツチングする際気泡が開孔すべき部分に付着し
易い状態となっており、均一なPSG膜のエツチングが
困難であり、場合によってはPSG膜がエツチング不十
分のために残ることによりワイヤボンド不良の原因にも
なっている問題があった。
(Problems to be Solved by the Invention) However, in the conventional hole-opening method described in 1-1, when opening the first-layer silicon nitride film, the resist surface is altered by reactive ion etching, and the next lower layer P S When wet etching the G film, air bubbles tend to adhere to the areas where holes should be opened, making it difficult to uniformly etch the PSG film, and in some cases, the PSG film may remain due to insufficient etching. There was also a problem that caused wire bond failure.

本発明は」1記従来の問題点を解決するものであり、2
層構造の薄膜の均一な開孔を可能ならしめる半導体装置
の製造方法を提供することを目的とするものである。
The present invention solves the problems of the conventional art as described in 1.
It is an object of the present invention to provide a method for manufacturing a semiconductor device that enables uniform openings in a thin film having a layered structure.

(課題を解決するための手段) 本発明はL起重的を達成するために、半導体装置の製造
方法は、導体基板Eに形成された2層構造の薄膜をフォ
トレジストをマスクとして開孔する際、上層の薄膜を反
応性イオンエツチングで開孔した後、下層をウェットエ
ツチングする前にレジストマスク表面に酸素プラズマを
照射する工程を実施するようにしたものである。
(Means for Solving the Problems) In order to achieve the L multilayer structure of the present invention, a method for manufacturing a semiconductor device includes opening holes in a two-layer thin film formed on a conductive substrate E using a photoresist as a mask. In this case, after opening the upper thin film by reactive ion etching and before wet etching the lower layer, a step of irradiating the surface of the resist mask with oxygen plasma is carried out.

(作 用) したがって、本発明によれば、上層の薄膜の反応性ドラ
イエツチングの際に変質したフォトレジスト膜の表面層
を酸素プラズマの照射により除去するため、次に下層の
ウェットエツチングをする際の気泡が付着せず均一なエ
ツチングがiiJ能となる。
(Function) Therefore, according to the present invention, the surface layer of the photoresist film that has changed in quality during the reactive dry etching of the upper thin film is removed by irradiation with oxygen plasma, so that when the next wet etching of the lower layer is performed, the surface layer of the photoresist film is removed. Uniform etching is possible without the adhesion of air bubbles.

(実施例) 第1図は本発明の一実施例における半導体装置のポンデ
ィングパッドl−の保護膜の開孔工程を示す断面図であ
る。第1図において、1はシリコン基板、2はシリコン
酸化膜、3はアミルポンディングパッド、4はPSO膜
、5はシリコン窒化膜、6はフォトレジスト膜である。
(Embodiment) FIG. 1 is a cross-sectional view showing the step of opening a protective film of a bonding pad l- of a semiconductor device in an embodiment of the present invention. In FIG. 1, 1 is a silicon substrate, 2 is a silicon oxide film, 3 is an amyl bonding pad, 4 is a PSO film, 5 is a silicon nitride film, and 6 is a photoresist film.

次に保護膜の開孔工程について説明する。まずシリコン
基板1の4二のシリコン酸化膜2−1;に形成されたア
ルミポンディングパッド;3を覆う下層がPSG膜4.
上層がシリコン窒化[5から形成される2層構造の保護
膜を開孔するために、フォトレジスト膜6をパターニン
グする(第1図(a))。
Next, the step of opening holes in the protective film will be explained. First, the lower layer covering the aluminum bonding pad 3 formed on the silicon oxide film 2-1 of the silicon substrate 1 is the PSG film 4-1.
The photoresist film 6 is patterned to open holes in the two-layer protective film whose upper layer is made of silicon nitride [5] (FIG. 1(a)).

次にこのフォトレジスト膜6をマスクとしてCF4ガス
を用いた反応性イオンエツチングにより上層のシリコン
窒化膜5を開孔する(第1図(b))、次に、例えば4
50W、5分間の条件で酸素プラズマを半導体基板表面
に照射する(第1図(C))。その後、弗酸系エツチン
グ液によるウェットエツチングにより下層のPSG膜4
を開孔する(第2図(d))。最後にフォトレジストl
1I6を除去する。以にの工程により2層構造の保護膜
の開孔が完成する。
Next, using this photoresist film 6 as a mask, the upper silicon nitride film 5 is opened by reactive ion etching using CF4 gas (FIG. 1(b)).
The surface of the semiconductor substrate is irradiated with oxygen plasma at 50 W for 5 minutes (FIG. 1(C)). After that, the lower PSG film 4 is etched by wet etching using a hydrofluoric acid etching solution.
A hole is drilled (Fig. 2(d)). Finally, photoresist
Remove 1I6. Through the steps described above, the openings in the two-layered protective film are completed.

なお、酸素プラズマの照射は、100〜500W、  
1〜5分間の範囲で行う。
Note that the oxygen plasma irradiation was performed at 100 to 500 W;
Do this for 1 to 5 minutes.

(発明の効果) 本発明は上記実施例から明らかなように、」二層の薄膜
を反応性ドライエツチングにより開孔した後、酸素プラ
ズマをレジストマスク表面に照射することにより、変質
したレジスト膜の表面層を除去するため、次の下層ウェ
ットエツチングをする際に気泡が付着せず均一なエツチ
ングを可能ならしめ、下層エツチング不十分のために発
生するワイヤポンド不良を無くすることができるという
効果を有する。
(Effects of the Invention) As is clear from the above embodiments, the present invention is capable of forming pores in a two-layer thin film by reactive dry etching, and then irradiating oxygen plasma onto the resist mask surface to remove the altered resist film. Since the surface layer is removed, when the next lower layer wet etching is performed, bubbles do not adhere and uniform etching is possible, and wire pound defects that occur due to insufficient lower layer etching can be eliminated. have

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例における半導体装置のポンデ
ィングパッド1−の保護膜の開孔工程を示す断面図、第
2図は従来の半導体装置のポンディングパッド上の保護
膜の開孔工程を示す断面図である。 1 ・・シリコン基板、 2 ・・・シリコン酸化膜、
 3 ・・・アミルポンディングパッド。 4 ・・・ P S G膜、 5 ・・・シリコン窒化
膜。 6 ・・・ フォトレジスト膜。 特許出願人 松下電子工業株式会社 第 図 第 図
FIG. 1 is a sectional view showing the process of opening a protective film on a bonding pad 1- of a semiconductor device according to an embodiment of the present invention, and FIG. It is a sectional view showing a process. 1...Silicon substrate, 2...Silicon oxide film,
3...Amilponding pad. 4... PSG film, 5... Silicon nitride film. 6... Photoresist film. Patent applicant Matsushita Electronics Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] 半導体基板上に形成された2層構造の薄膜をフォトレジ
ストをマスクとして開孔するに際し、反応性イオンエッ
チングによる開孔工程と、次に酸素プラズマを100な
いし500W、1ないし5分間レジスト表面に照射する
工程と、その後にウェットエッチングによる開孔工程を
含むことを特徴とする半導体装置の製造方法。
When opening holes in a two-layer thin film formed on a semiconductor substrate using a photoresist as a mask, a hole opening process is performed using reactive ion etching, and then oxygen plasma is irradiated on the resist surface at 100 to 500 W for 1 to 5 minutes. 1. A method for manufacturing a semiconductor device, comprising a step of forming a hole by wet etching.
JP6204289A 1989-03-16 1989-03-16 Manufacture of semiconductor device Pending JPH02244628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6204289A JPH02244628A (en) 1989-03-16 1989-03-16 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6204289A JPH02244628A (en) 1989-03-16 1989-03-16 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH02244628A true JPH02244628A (en) 1990-09-28

Family

ID=13188715

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6204289A Pending JPH02244628A (en) 1989-03-16 1989-03-16 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH02244628A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08207291A (en) * 1994-07-14 1996-08-13 Hitachi Koki Co Ltd Manufacture of ink jet recording head and recording device
US8173514B2 (en) 2008-02-22 2012-05-08 Fujitsu Semiconductor Limited Method of manufacturing semiconductor device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08207291A (en) * 1994-07-14 1996-08-13 Hitachi Koki Co Ltd Manufacture of ink jet recording head and recording device
US8173514B2 (en) 2008-02-22 2012-05-08 Fujitsu Semiconductor Limited Method of manufacturing semiconductor device
US8518795B2 (en) 2008-02-22 2013-08-27 Fujitsu Semiconductor Limited Method of manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
JP3630777B2 (en) Multi-chip module manufacturing method
JPH02244628A (en) Manufacture of semiconductor device
JPH022125A (en) Formation of through hole of semiconductor device
KR100267778B1 (en) Method for forming pad of semiconductor device
JP2811724B2 (en) Etching method
JPS6148942A (en) Method of forming electrode of semiconductor device
JPS62249451A (en) Manufacture of multilayer interconnection structure
JPH0194621A (en) Manufacture of semiconductor device
JPH05109719A (en) Manufacture of semiconductor device
JPH03262122A (en) Manufacture of semiconductor device
JPS62245650A (en) Manufacture of multilayer interconnection structure
JPS58202555A (en) Manufacture of semiconductor device
JPS59113654A (en) Manufacture of tape carrier having metal projection
JPS6028237A (en) Manufacture of semiconductor device
JPS6193629A (en) Manufacture of semiconductor device
JPH02237137A (en) Manufacture of semiconductor device
JPH0348424A (en) Manufacture of semiconductor device
JPS633418A (en) Manufacture of semiconductor device
JPH06326197A (en) Manufacture of semiconductor device
JPS6063949A (en) Manufacture of semiconductor device
JPS63265447A (en) Manufacture of multilayer interconnection in semiconductor device
JPH06204344A (en) Manufacture of semiconductor device
JPH0684908A (en) Semiconductor device and its manufacturing method
JPH04150054A (en) Processing method for polyimide film
JPH04171815A (en) Formation of contact hole for semiconductor device