JPH0223061B2 - - Google Patents

Info

Publication number
JPH0223061B2
JPH0223061B2 JP55155746A JP15574680A JPH0223061B2 JP H0223061 B2 JPH0223061 B2 JP H0223061B2 JP 55155746 A JP55155746 A JP 55155746A JP 15574680 A JP15574680 A JP 15574680A JP H0223061 B2 JPH0223061 B2 JP H0223061B2
Authority
JP
Japan
Prior art keywords
stage
signal
comparator
output
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55155746A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5683162A (en
Inventor
Peruteie Misheru
Nyujira Jeraaru
Mooreru Uansan
Sharie Misheru
Guroanetsuku Moorisu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of JPS5683162A publication Critical patent/JPS5683162A/ja
Publication of JPH0223061B2 publication Critical patent/JPH0223061B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/20—Repeater circuits; Relay circuits
    • H04L25/24—Relay circuits using discharge tubes or semiconductor devices
    • H04L25/242—Relay circuits using discharge tubes or semiconductor devices with retiming
    • H04L25/247—Relay circuits using discharge tubes or semiconductor devices with retiming for synchronous signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
  • Electronic Switches (AREA)
  • Analogue/Digital Conversion (AREA)
JP15574680A 1979-11-05 1980-11-05 Digital signal reproducing memory comparator digital transmission system using same Granted JPS5683162A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7927217A FR2469052A1 (fr) 1979-11-05 1979-11-05 Comparateur a memoire, assurant la regeneration de signaux electriques numeriques, et systeme de transmission numerique utilisant un tel comparateur

Publications (2)

Publication Number Publication Date
JPS5683162A JPS5683162A (en) 1981-07-07
JPH0223061B2 true JPH0223061B2 (enExample) 1990-05-22

Family

ID=9231295

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15574680A Granted JPS5683162A (en) 1979-11-05 1980-11-05 Digital signal reproducing memory comparator digital transmission system using same

Country Status (6)

Country Link
US (1) US4412336A (enExample)
EP (1) EP0028551B1 (enExample)
JP (1) JPS5683162A (enExample)
CA (1) CA1160313A (enExample)
DE (1) DE3065182D1 (enExample)
FR (1) FR2469052A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484310A (en) * 1982-03-29 1984-11-20 Texas Instruments Incorporated Static noninverting memory cell for one propagation delay memory circuits
JPS5999819A (ja) * 1982-11-27 1984-06-08 Hitachi Ltd 入力インタ−フエイス回路
KR910008521B1 (ko) * 1983-01-31 1991-10-18 가부시기가이샤 히다찌세이사꾸쇼 반도체집적회로
US4743782A (en) * 1984-11-09 1988-05-10 Honeywell Inc. GaAs level-shift logic interface circuit
US4728821A (en) * 1985-04-19 1988-03-01 Digital Equipment Corporation Source follower current mode logic cells
US4877976A (en) * 1987-03-13 1989-10-31 Gould Inc. Cascade FET logic circuits
GB2319916B (en) * 1996-11-27 2001-01-24 Sony Uk Ltd One-bit digital signal processing
US8154320B1 (en) * 2009-03-24 2012-04-10 Lockheed Martin Corporation Voltage level shifter
GB201704277D0 (en) * 2017-03-17 2017-05-03 Technetix Bv Method of segmenting an access network of a hybrid fibre coaxial network

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3597626A (en) * 1969-04-01 1971-08-03 Bell Telephone Labor Inc Threshold logic gate
US3715603A (en) * 1971-10-28 1973-02-06 Rca Corp Threshold gate circuits employing field-effect transistors
US3873775A (en) * 1973-01-25 1975-03-25 Int Standard Electric Corp Method and an arrangement to indicate deterioration of PCM transmission quality
JPS5028744A (enExample) * 1973-07-13 1975-03-24
AR205105A1 (es) * 1974-02-19 1976-04-05 Siemens Ag Regenerador de modulacion de pulsos codificada
US4031477A (en) * 1976-04-26 1977-06-21 Motorola, Inc. System for transferring four commands over a single conductor utilizing dual threshold logic gates
JPS53117365A (en) * 1977-03-23 1978-10-13 Nec Corp Analog-to-digital converter circuit
CH629921A5 (fr) * 1977-07-08 1982-05-14 Centre Electron Horloger Structure logique de bascule bistable d.
US4242604A (en) * 1978-08-10 1980-12-30 National Semiconductor Corporation MOS Input circuit with selectable stabilized trip voltage

Also Published As

Publication number Publication date
CA1160313A (en) 1984-01-10
EP0028551B1 (fr) 1983-10-05
JPS5683162A (en) 1981-07-07
EP0028551A1 (fr) 1981-05-13
FR2469052B1 (enExample) 1982-10-22
FR2469052A1 (fr) 1981-05-08
DE3065182D1 (en) 1983-11-10
US4412336A (en) 1983-10-25

Similar Documents

Publication Publication Date Title
EP0381371B1 (en) A burst mode digital data receiver
US8699559B2 (en) Decision feedback equalization scheme with minimum correction delay
US7164299B2 (en) Output buffer circuit having pre-emphasis function
US6798597B1 (en) Write channel having preamplifier and non-uniform transmission line
Okaniwa et al. A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique
US7321259B1 (en) Programmable logic enabled dynamic offset cancellation
US6636084B2 (en) Sample and hold circuit
US6304106B1 (en) CMOS bi-directional current mode differential link with precompensation
JPH0223061B2 (enExample)
WO2005057805A1 (en) Simultaneous bidirectional differential signalling interface
Wasaki et al. Current multiplier/divider circuit
Chong et al. A 112Gb/s PAM-4, 168Gb/s PAM-8 7bit DAC-Based Transmitter in 7nm FinFET
Hauenschild et al. Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilities
US6075476A (en) Method and circuit for data dependent voltage bias level
EP3954046A1 (en) Dynamic integration time adjustment of a clocked data sampler using a static analog calibration circuit
US6529564B1 (en) Data pulse receiver
US10715359B1 (en) Decision feedback equalizer
Ichino 20 Gb/s digital SSIs using AlGaAs/GaAs heterojunction bipolar transistors for future optical transmission systems
US6529036B1 (en) Low noise, reduced swing differential output buffer design
CN113406602A (zh) 一种脉冲峰值保持电路及控制方法
US6593769B1 (en) Differential, reduced swing buffer design
US10389342B2 (en) Comparator
Peltier et al. A monolithic GaAs decision circuit for Gbit/s PCM transmission systems
JP2003264454A (ja) 高速差動データサンプリング回路
JPH03139914A (ja) 遅延発生器とその方法、クロック回復システム