JPH02192126A - Epitaxial deposition - Google Patents
Epitaxial depositionInfo
- Publication number
- JPH02192126A JPH02192126A JP994989A JP994989A JPH02192126A JP H02192126 A JPH02192126 A JP H02192126A JP 994989 A JP994989 A JP 994989A JP 994989 A JP994989 A JP 994989A JP H02192126 A JPH02192126 A JP H02192126A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- gaas
- layer
- epitaxial growth
- epitaxial deposition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000008021 deposition Effects 0.000 title abstract 3
- 239000000758 substrate Substances 0.000 claims abstract description 37
- 238000000034 method Methods 0.000 claims abstract description 14
- UYJXRRSPUVSSMN-UHFFFAOYSA-P ammonium sulfide Chemical compound [NH4+].[NH4+].[S-2] UYJXRRSPUVSSMN-UHFFFAOYSA-P 0.000 claims abstract description 4
- 238000010438 heat treatment Methods 0.000 claims description 6
- 229910001218 Gallium arsenide Inorganic materials 0.000 abstract description 18
- 230000007704 transition Effects 0.000 abstract description 6
- 238000005530 etching Methods 0.000 abstract description 5
- 235000012431 wafers Nutrition 0.000 abstract description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- UCKMPCXJQFINFW-UHFFFAOYSA-N Sulphide Chemical compound [S-2] UCKMPCXJQFINFW-UHFFFAOYSA-N 0.000 abstract description 2
- 230000002159 abnormal effect Effects 0.000 abstract description 2
- 238000007664 blowing Methods 0.000 abstract description 2
- 125000005842 heteroatom Chemical group 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical group [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000001420 photoelectron spectroscopy Methods 0.000 description 1
- 102220043690 rs1049562 Human genes 0.000 description 1
- 235000011149 sulphuric acid Nutrition 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Abstract
Description
【発明の詳細な説明】 [産業上の利用分野] 本発明は半導体のエピタキシャル成長方法に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a method for epitaxial growth of semiconductors.
[従来の技術]
半々体技術では基板の上にエピタキシャル成長する技術
が広く用いられる。例えばQaASを基板とするAR1
−x GaxAs/GaAsダブル・ヘテロ・レーザの
製作や、その他GaAS電界効果トランジスタ(以後、
MESFETと称する)のソースとドレイン電極下の高
電子濃度層の製作などに用いられることは良く知られて
いる。[Prior Art] In the half-half technique, a technique of epitaxial growth on a substrate is widely used. For example, AR1 with QaAS as a substrate
-x Fabrication of GaxAs/GaAs double hetero lasers and other GaAS field effect transistors (hereinafter referred to as
It is well known that it is used to fabricate high electron concentration layers under the source and drain electrodes of MESFETs.
[発明が解決しようとする課題]
こうしたエピタキシャル成長の場合にしばしば問題とな
ることに、基板結晶とエピタキシャル層の界面で、所望
のキャリア濃度とは異′なる、いわゆる界面遷移層が発
生するということか挙げられる。例えば第1図に示すよ
うに、GaAs基板11の上にGaAs層12をエピタ
キシャル成長した場合に、エピタキシャル成長層12の
厚さ方向のキャリア分布は、従来技術によるならば、第
2図中破線1で示すようになる。すなわら、同図かられ
かるように、GaAS基板11に近いところでキャリア
濃度の著しい低下部21が見られ、これが界面遷移層と
言われている。この原因は未だ十分に把握されていない
が、基板中に存在する深い準位を構成する不純物、化合
物半導体では化学量論的な欠陥、表面の酸化物あるいは
基板表面に付着した不純物によるものであるとの説があ
る。いずれの説も場合に応じて起こりうるちのであるが
、大いに困ったことに、基板界面近傍におけるキャリア
濃度の著しい低下は、ダブル・ヘテロ・レーザの場合に
は直列抵抗の増大に基づく熱の発生、強いては閾値電流
の増加をもたらし、MESFEHの場合にはソースとト
レイン間の抵抗増により高周波特性を阻害する原因とな
る。[Problems to be Solved by the Invention] A problem that often arises in such epitaxial growth is that a so-called interfacial transition layer, which has a carrier concentration different from the desired one, occurs at the interface between the substrate crystal and the epitaxial layer. Can be mentioned. For example, as shown in FIG. 1, when a GaAs layer 12 is epitaxially grown on a GaAs substrate 11, the carrier distribution in the thickness direction of the epitaxially grown layer 12 is as shown by the broken line 1 in FIG. It becomes like this. In other words, as can be seen from the figure, a region 21 in which the carrier concentration is significantly reduced is seen near the GaAS substrate 11, and this is called an interfacial transition layer. The cause of this is not yet fully understood, but it is believed to be due to impurities that constitute deep levels existing in the substrate, stoichiometric defects in compound semiconductors, oxides on the surface, or impurities attached to the substrate surface. There is a theory that Both theories can occur depending on the case, but the great problem is that the significant drop in carrier concentration near the substrate interface is caused by the generation of heat due to the increase in series resistance in the case of double hetero lasers. In the case of MESFEH, this increases the resistance between the source and the train, which impedes high frequency characteristics.
本発明の目的は、基板結晶とエピタキシャル層の界面近
傍における界面遷移層の発生を防止するのに有効なエピ
タキシャル成長方法を提供することにある。An object of the present invention is to provide an epitaxial growth method that is effective in preventing the formation of an interfacial transition layer near the interface between a substrate crystal and an epitaxial layer.
[課題を解決するための手段]
本発明は、エピタキシャル成長を行うべき基板表面を黄
色硫化アンモニウム液に曝し、次いで該基板表面を10
0℃以上で熱処理した後、前記基板表面にエピタキシャ
ル成長させてなることを特徴とするエピタキシャル成長
方法である。[Means for Solving the Problems] The present invention exposes the surface of a substrate on which epitaxial growth is to be performed to a yellow ammonium sulfide solution, and then
This epitaxial growth method is characterized in that epitaxial growth is performed on the surface of the substrate after heat treatment at 0° C. or higher.
本発明において、エピタキシャル成長を行うべき基板と
しては、GaAs、InP、InAs。In the present invention, the substrate on which epitaxial growth is to be performed is GaAs, InP, and InAs.
Garb、その他多くの材料を挙げることができ、例え
ばl r+QaAs/I nP系のへテロ構造アバラン
シェフォトダイオードなどの製作歩留まり向上に大いに
役立つものである。Garb, and many other materials can be mentioned, which are of great help in improving the production yield of, for example, l r+QaAs/I nP-based heterostructure avalanche photodiodes.
[作用]
以下、本発明の作用について、GaAs基板−Lへのエ
ピタキシャル成長を例にとって説明する。[Function] Hereinafter, the function of the present invention will be explained by taking epitaxial growth onto a GaAs substrate-L as an example.
GaAs基板表面を黄色硫化アンモニウム液に曝す工程
では、GaAs表面は1時間当たり3.9人エツチング
されることが解っており、その後、基板表面を100’
C以上で熱処理することにより、基板表面には1原子層
程度の硫化物か存在する。It is known that in the process of exposing the GaAs substrate surface to a yellow ammonium sulfide solution, the GaAs surface is etched 3.9 times per hour.
By heat treatment at C or higher, about one atomic layer of sulfide is present on the substrate surface.
この時、酸素と化学結合したQaヤ△Sは存在せず、ま
たこうした表面をたとえ空気中に露呈したとしても検出
される酸素は100℃以上に真空中で加熱することで容
易になくなることが光電子分光法で児い出された。At this time, there is no Qa or ΔS chemically bonded to oxygen, and even if such a surface is exposed to the air, the detected oxygen will not be easily eliminated by heating it in a vacuum to 100°C or higher. The baby was born using photoelectron spectroscopy.
エピタキシャル成長前のGaAs基板を約60℃のH2
804:H202:H20=3: 1 : 1(容積比
)の溶液でエツチングするという通常の表面処理方法で
は、エツチング後の表面にはQaやAsの酸化物が存在
し、しかもこの酸化物を取り除くには真空中で約550
℃程度に昇温する必要があるのと比べて大きな違いであ
る。すなわち、本発明においては熱処理を施したウェー
ハ表面には酸化状態が存在しない。The GaAs substrate before epitaxial growth is exposed to H2 at approximately 60°C.
In the usual surface treatment method of etching with a solution of 804:H202:H20=3:1:1 (volume ratio), oxides of Qa and As exist on the surface after etching, and it is necessary to remove these oxides. Approximately 550 min in vacuum
This is a big difference compared to the need to raise the temperature to about ℃. That is, in the present invention, no oxidation state exists on the surface of the wafer that has been subjected to heat treatment.
このため、熱処理後のGaAs基板上にエピタキシャル
成長した成長層では第2図の実線2で示すキャリア濃度
分布のようになり、エピタキシャル成長層とGaAs基
板界面にしばしば存在するキャリア濃度の異常層の存在
しないウェーハを再現性良く製作することができる。For this reason, the growth layer epitaxially grown on the GaAs substrate after heat treatment has a carrier concentration distribution as shown by solid line 2 in FIG. can be manufactured with good reproducibility.
[実施例]
以下、本発明の実施例について図面を参照して詳細に説
明する。[Example] Hereinafter, an example of the present invention will be described in detail with reference to the drawings.
実施例としては、第1図に示すような半絶縁性GaAs
基板11の上に電子濃度1016cm−3のn型エピタ
キシャル成長層12を0.5朗厚で形成する場合ついて
示ず。As an example, semi-insulating GaAs as shown in FIG.
A case where an n-type epitaxial growth layer 12 with an electron concentration of 1016 cm-3 is formed to a thickness of 0.5 cm on the substrate 11 is not shown.
まず、半絶縁性GaAs基板11を標準的なGaAsの
処理手段によりエツチングを施す。すなわち、GaAs
基板11を約60’CのH2SO4:H202:H20
=3: 1 : 1 (容積比〉のエツチング液により
1分間のエツチングを行い、水洗する。次にエツチング
後の表面に残留覆る自然酸化膜をHCl液に約1分間浸
すことで除去し、すみやかに水洗、N2ブローによる乾
燥を行う。First, the semi-insulating GaAs substrate 11 is etched using standard GaAs processing means. That is, GaAs
The substrate 11 is heated to about 60'C H2SO4:H202:H20
Etch for 1 minute with an etching solution of =3: 1: 1 (volume ratio) and wash with water.Next, remove the natural oxide film remaining on the surface after etching by immersing it in HCl solution for about 1 minute, and then rinse immediately. Wash with water and dry with N2 blow.
次に表面の硫化処理を行う。これは密閉可能な容器に用
意した( N H4) 2 S x液に基板を浸し、容
器を密閉放置する。本実施例では1日から10日程放置
後、基板面へのN2ブローによる( N H4) 2
S X液の除去を行う。次に簡単な真空容器内で基板面
温度を200’Cにして約5分放置する。Next, the surface is sulfurized. For this purpose, the substrate is immersed in a (NH4) 2 S x solution prepared in a sealable container, and the container is left sealed. In this example, after leaving it for 1 to 10 days, the substrate surface was exposed to (N H4) 2 by N2 blowing.
Remove the S X liquid. Next, the substrate surface temperature was set to 200'C in a simple vacuum container and left for about 5 minutes.
この後、通常のエピタキシャル装置に半絶縁性GaAs
基板11を設置してエピタキシャル成長に入る。実施例
においては分子線エピタキシャル成長でエピタキシャル
成長層12を形成した。After this, semi-insulating GaAs was fabricated in a normal epitaxial device.
A substrate 11 is installed and epitaxial growth begins. In the example, the epitaxial growth layer 12 was formed by molecular beam epitaxial growth.
以上のようにしてエピタキシャル成長させたエピタキシ
ャル成長層12のキャリア濃度は、第2図において実線
2で示すように、その厚さ方向に一定の値をとり、従来
例のように異常層の存在しないものであった。The carrier concentration of the epitaxially grown layer 12 epitaxially grown as described above takes a constant value in the thickness direction, as shown by the solid line 2 in FIG. 2, and there is no abnormal layer as in the conventional example. there were.
[発明の効果]
以上説明したように、本発明によれば、基板結晶とエピ
タキシャル成長層の界面において、界面遷移層の存在し
ないウェーハを再現性よく製作することかできる。この
技術を用いると基板と接したエピタキシャル層での界面
遷移層の問題がなくなり、ダブル・ヘテロ・レーザなど
の場合には直列抵抗の増大に基づく熱の発生や、強いて
は閾値電流の増加などの問題がなくなる。特に基板表面
に凹凸を設けたダブル・ヘテロ・レーザ・ウェーへの製
作歩留まりも格段に上昇する。また、MESFETの場
合にはソースとトレイン間の抵抗増の問題を回避でき、
歩昭まり良く高周波特性の優れた素子を製作することが
できる。[Effects of the Invention] As described above, according to the present invention, a wafer without an interfacial transition layer at the interface between the substrate crystal and the epitaxial growth layer can be manufactured with good reproducibility. Using this technology eliminates the problem of interfacial transition layers in the epitaxial layer in contact with the substrate, and in the case of double hetero lasers, heat generation due to increased series resistance and even increased threshold current occur. The problem disappears. In particular, the manufacturing yield of double hetero laser wafers with irregularities on the substrate surface is significantly increased. In addition, in the case of MESFET, the problem of increased resistance between the source and the train can be avoided,
It is possible to fabricate a device with good stability and excellent high frequency characteristics.
第1図は本発明の方法によって得られたエピタキシャル
成長層の一例の断面図、第2図は本発明の方法によって
得られたエピタキシャル成長層の一例の基板からの距離
とキャリア濃度との関係を従来例による場合と比較して
示した特性図である。
11・G a A s基板
12・・・エピタキシャル成長層FIG. 1 is a cross-sectional view of an example of an epitaxially grown layer obtained by the method of the present invention, and FIG. 2 is a conventional example of the relationship between the distance from the substrate and the carrier concentration of an example of the epitaxially grown layer obtained by the method of the present invention. It is a characteristic diagram shown in comparison with the case according to. 11.G a As substrate 12...Epitaxial growth layer
Claims (1)
化アンモニウム液に曝し、次いで該基板表面を100℃
以上で熱処理した後、前記基板表面にエピタキシャル成
長させてなることを特徴とするエピタキシャル成長方法
。(1) The surface of the substrate on which epitaxial growth is to be performed is exposed to a yellow ammonium sulfide solution, and then the surface of the substrate is heated to 100°C.
An epitaxial growth method characterized in that after the above heat treatment, epitaxial growth is performed on the surface of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1009949A JP2586626B2 (en) | 1989-01-20 | 1989-01-20 | Epitaxial growth method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1009949A JP2586626B2 (en) | 1989-01-20 | 1989-01-20 | Epitaxial growth method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02192126A true JPH02192126A (en) | 1990-07-27 |
JP2586626B2 JP2586626B2 (en) | 1997-03-05 |
Family
ID=11734229
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1009949A Expired - Lifetime JP2586626B2 (en) | 1989-01-20 | 1989-01-20 | Epitaxial growth method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2586626B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04312915A (en) * | 1991-03-27 | 1992-11-04 | A T R Koudenpa Tsushin Kenkyusho:Kk | Surface treatment of gaas(111) a-plane substrate |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS648613A (en) * | 1987-06-18 | 1989-01-12 | Ibm | Construction of compound semiconductor |
-
1989
- 1989-01-20 JP JP1009949A patent/JP2586626B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS648613A (en) * | 1987-06-18 | 1989-01-12 | Ibm | Construction of compound semiconductor |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04312915A (en) * | 1991-03-27 | 1992-11-04 | A T R Koudenpa Tsushin Kenkyusho:Kk | Surface treatment of gaas(111) a-plane substrate |
Also Published As
Publication number | Publication date |
---|---|
JP2586626B2 (en) | 1997-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5284782A (en) | Process for formation of delta-doped quantum well field effect transistor | |
EP0119089A2 (en) | GaAs semiconductor device and a method of manufacturing it | |
JPH0799741B2 (en) | How to make semiconductor devices | |
JPS62189762A (en) | Manufacture of semiconductor device on iii-v group compound substrate | |
JPH02192126A (en) | Epitaxial deposition | |
JPH02196426A (en) | Selective etching method for arsenic aluminium gallium | |
JP3126890B2 (en) | Semiconductor device having MIS structure and method of manufacturing the same | |
JP2586626C (en) | ||
JPS6292327A (en) | Semiconductor device and manufacture thereof | |
KR940000155B1 (en) | Forming method of surface passivation film for compound semiconductor device | |
KR940004261B1 (en) | Manufacturing method of misfet by processed sulfur | |
JP2628814B2 (en) | Method for manufacturing semiconductor device | |
JP2639376B2 (en) | Method of growing III-V compound semiconductor | |
JPH04181731A (en) | Method of processing surface of compound semiconductor crystal | |
JP2897107B2 (en) | Crystal growth method | |
JPH02187029A (en) | Surface treatment of semiconductor material | |
JP2682032B2 (en) | Method for manufacturing semiconductor device | |
JP2917690B2 (en) | Method for manufacturing compound semiconductor device | |
JP2906794B2 (en) | Method of manufacturing wafer with insulating film and wafer with insulating film | |
JPS5893341A (en) | Manufacture of semiconductor device | |
JPH06140326A (en) | Manufacture of compound semiconductor substrate | |
JPH02260433A (en) | Manufacture of compound semiconductor device | |
JPH1012553A (en) | Compd. semiconductor wafer and manufacture thereof | |
JPS58145119A (en) | Manufacture of compound semiconductor device | |
JPH0491436A (en) | Formation method of mis structure electrode |