JPH0213494B2 - - Google Patents

Info

Publication number
JPH0213494B2
JPH0213494B2 JP59503998A JP50399884A JPH0213494B2 JP H0213494 B2 JPH0213494 B2 JP H0213494B2 JP 59503998 A JP59503998 A JP 59503998A JP 50399884 A JP50399884 A JP 50399884A JP H0213494 B2 JPH0213494 B2 JP H0213494B2
Authority
JP
Japan
Prior art keywords
gate
flip
input
output
waveform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59503998A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61500294A (ja
Inventor
Baanaado Reiuiiinauaro
Enshi Pii Shiruaaneiru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Publication of JPS61500294A publication Critical patent/JPS61500294A/ja
Publication of JPH0213494B2 publication Critical patent/JPH0213494B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP59503998A 1983-10-31 1984-10-30 二重周波数符号化順次デ−タ用のパルス幅複号器 Granted JPS61500294A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/547,382 US4547764A (en) 1983-10-31 1983-10-31 Pulse width decoder for double frequency encoded serial data
US547382 1983-10-31

Publications (2)

Publication Number Publication Date
JPS61500294A JPS61500294A (ja) 1986-02-20
JPH0213494B2 true JPH0213494B2 (ru) 1990-04-04

Family

ID=24184439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59503998A Granted JPS61500294A (ja) 1983-10-31 1984-10-30 二重周波数符号化順次デ−タ用のパルス幅複号器

Country Status (6)

Country Link
US (1) US4547764A (ru)
EP (1) EP0140703B1 (ru)
JP (1) JPS61500294A (ru)
CA (1) CA1289664C (ru)
DE (1) DE3481956D1 (ru)
WO (1) WO1985002074A1 (ru)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763338A (en) * 1987-08-20 1988-08-09 Unisys Corporation Synchronous signal decoder
US5140611A (en) * 1989-09-29 1992-08-18 Rockwell International Corporation Pulse width modulated self-clocking and self-synchronizing data transmission and method for a telephonic communication network switching system
US5168275A (en) * 1990-02-07 1992-12-01 International Business Machines Corporation Method and apparatus for decoding two frequency (f/2f) data signals
SE466725B (sv) * 1990-07-18 1992-03-23 Goeran Krook Foerfarande foer att begraensa bandbredden hos en godtycklig binaer signal
US5696800A (en) * 1995-03-22 1997-12-09 Intel Corporation Dual tracking differential manchester decoder and clock recovery circuit
EP0778517A3 (en) * 1995-11-27 1998-02-11 Texas Instruments Incorporated Improvements in or relating to the encoding of an image control signal
US7760835B2 (en) * 2002-10-02 2010-07-20 Battelle Memorial Institute Wireless communications devices, methods of processing a wireless communication signal, wireless communication synchronization methods and a radio frequency identification device communication method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3448445A (en) * 1965-06-17 1969-06-03 Rca Corp Conversion from self-clocking code to nrz code
US4320525A (en) * 1979-10-29 1982-03-16 Burroughs Corporation Self synchronizing clock derivation circuit for double frequency encoded digital data
US4344039A (en) * 1979-03-13 1982-08-10 Sanyo Electric Co., Ltd. Demodulating circuit for self-clocking-information

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3237176A (en) * 1962-01-26 1966-02-22 Rca Corp Binary recording system
US3737632A (en) * 1972-03-23 1973-06-05 R Barnes Rate adaptive nonsynchronous demodulator apparatus for biphase binary signals
US4027267A (en) * 1976-06-01 1977-05-31 International Business Machines Corporation Method of decoding data content of F2F and phase shift encoded data streams

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3448445A (en) * 1965-06-17 1969-06-03 Rca Corp Conversion from self-clocking code to nrz code
US4344039A (en) * 1979-03-13 1982-08-10 Sanyo Electric Co., Ltd. Demodulating circuit for self-clocking-information
US4320525A (en) * 1979-10-29 1982-03-16 Burroughs Corporation Self synchronizing clock derivation circuit for double frequency encoded digital data

Also Published As

Publication number Publication date
WO1985002074A1 (en) 1985-05-09
EP0140703A2 (en) 1985-05-08
CA1289664C (en) 1991-09-24
EP0140703A3 (en) 1987-09-02
DE3481956D1 (de) 1990-05-17
JPS61500294A (ja) 1986-02-20
EP0140703B1 (en) 1990-04-11
US4547764A (en) 1985-10-15

Similar Documents

Publication Publication Date Title
US4027335A (en) DC free encoding for data transmission system
US4055814A (en) Phase locked loop for synchronizing VCO with digital data pulses
US4124778A (en) Digital frame synchronizing circuit
JPS6238791B2 (ru)
JPH0220022B2 (ru)
EP0044311B1 (en) Clock derivation circuit for double frequency encoded serial digital data
USRE31311E (en) DC Free encoding for data transmission system
JPH0213494B2 (ru)
US3827078A (en) Digital data retrieval system with dynamic window skew
JPH11317775A (ja) 組合せデ―タ／クロック信号を送信する装置
JPS6235180B2 (ru)
US3656149A (en) Three frequency data separator
US3696401A (en) Digital data decoder with data rate recovery
US4823209A (en) 1,7,2,3 Encoding/decoding employing 3/2 frequency division
US4121172A (en) Dual loop phase locked oscillator system
JPH05509448A (ja) ２進信号のバンド幅の制限方法および装置
JPS6260747B2 (ru)
JPS5847525Y2 (ja) ３周波数デ−タ復号装置
US3613015A (en) Binary digital data detection system
JP2573245B2 (ja) 復調回路
JP2870502B2 (ja) ディジタルデータの復調装置
KR820002129B1 (ko) 디지탈 프레임 동기회로
JPS6348109B2 (ru)
JPH0352699B2 (ru)
JPH0247653Y2 (ru)