JPH02100421A - Vco switching sweep system - Google Patents
Vco switching sweep systemInfo
- Publication number
- JPH02100421A JPH02100421A JP63251751A JP25175188A JPH02100421A JP H02100421 A JPH02100421 A JP H02100421A JP 63251751 A JP63251751 A JP 63251751A JP 25175188 A JP25175188 A JP 25175188A JP H02100421 A JPH02100421 A JP H02100421A
- Authority
- JP
- Japan
- Prior art keywords
- vco
- voltage
- control voltage
- sweep
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 5
- 239000000284 extract Substances 0.000 claims 1
- 230000010355 oscillation Effects 0.000 claims 1
- 238000010408 sweeping Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
【発明の詳細な説明】
〔圧呆上の利用分野〕
本発明はＶＣＯのスィーブ回路に係り、ｐＬＬの引込み
時間の短縮に効果的なＶＣＯＣイスイー式に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Application for Pressure Drop] The present invention relates to a sweep circuit of a VCO, and more particularly to a VCOC sweep type that is effective in shortening the pull-in time of a pLL.
従来のＶＣＯのスイープ回路は第１図の如く、ｐＬＬの
引込み範囲を１゜土Δｆとすると、ｊｏ−Δｆからノ。As shown in FIG. 1, in the conventional VCO sweep circuit, if the pull-in range of pLL is 1° Δf, the range is from jo−Δf to Δf.
＋Δｊへとスイープしていた。なお、これに関連する孜
術としては例えは特開昭６０−１２０６２０ 号か挙
げられる。It was sweeping to +Δj. An example of a technique related to this is JP-A-60-120620.
−一般に入力信号周波数は中心ｊ０付近にあることが多
いためｊｏ−Δｆからスイープすると、引込み時間か艮
くなってしまい問題であった。-Generally, the input signal frequency is often near the center j0, so sweeping from j0-Δf would take a long time to pull in, which was a problem.
不発明の目面は引込み範囲か広く、スィーブ回路が必要
なＰＬＬ回路に２いて開本な回路引込み時間を短（する
ことにある。The aim of the invention is to have a wide pull-in range and shorten the open circuit pull-in time by adding a sweep circuit to the PLL circuit that requires it.
一般ＥｒＥＫＰＬＬＵｇｌ路に人力される伯号周改叙を
工中心周匝数付近にあることが渋いため、本発明は、Ｆ
ＣＣ）をスイープする珈合第１図のように中Ｉし周波数
ｆｏから＋側、−側父互にスイープしていけは、引込み
時間か短く引込めるという考えに澁づきたさ几たもので
ある。Since it is difficult for the general ErEKPLLUgl road to have the Hakugo Zhou change done manually near the engineering center circumference, the present invention
Sweeping the CC) As shown in Figure 1, the idea of sweeping from the center I frequency fo to the + side and the - side is the result of the idea that the pull-in time can be shortened. be.
以下、本発明の一実施例を第１図及び第２図により説明
する。An embodiment of the present invention will be described below with reference to FIGS. 1 and 2.
ＰＬＬ回路の引込み範囲を第１図の様に中心周波数ｆ。The pull-in range of the PLL circuit is set to the center frequency f as shown in Figure 1.
Ｋ対し±Δｆとする。Let K be ±Δf.
本ＶＣＯスイッチングスイープ方式のＰＬＬ回路の構成
を第２図に示す。まず、スイープ回路１でｊ″。からム
＋Δｆの間を引込める様なＶＣＯの制御電圧を、発生さ
せる。また、その制御電圧を反転増幅器２を通すことに
よりｈρ）らｊｏ−Δｆの間を引込める制御電圧となる
。その２つの制御電圧を切換スイッチ５に入力し引込み
検出信号により、過当なタイミングで切換えて加：Ｊｉ
Ｌ器４に入力する。The configuration of the PLL circuit of this VCO switching sweep method is shown in FIG. First, the sweep circuit 1 generates a control voltage for the VCO that can draw the voltage between hρ) and m+Δf.The control voltage is then passed through the inverting amplifier 2 to draw the voltage between hρ) and jo−Δf. The two control voltages are input to the changeover switch 5 and switched at appropriate timing according to the pull-in detection signal.
Input to L unit 4.
七〇刺御電圧は纂１図の僚になる２７０鼻器４では、そ
のスイープ制御電圧と位相比較器の直流成分を７１０真
し、！’ＣＯ５の制御電圧とする。The 70 control voltage is 270 as shown in Figure 1. In the nose device 4, the sweep control voltage and the DC component of the phase comparator are 710 squared, and! 'This is the control voltage for CO5.
実施例によれは、入力信号の周波数かその中心の九付近
にあることが多いと仮定すれは、九−Δｊからｆ０＋Δ
ｆという様にスイープするより早く引込むことかできる
。According to the embodiment, if it is assumed that the frequency of the input signal is often around 9, which is the center of the frequency, then f0+Δ
You can pull it in faster than by sweeping like f.
本発明によれば、ＰＬＬ回路の引込み時間が短くなるの
で、何らかの原因でＰＬＬのロックが。According to the present invention, since the pull-in time of the PLL circuit is shortened, it is possible for the PLL circuit to lock due to some reason.
はずれても短時間で引込めるため回ｈｍの時間が短くな
るという効果がある。Even if it comes off, it can be retracted in a short time, which has the effect of shortening the hm time.
第１図は本発明の一実施例によるＶＣＯのスイープ方法
の説明図、巣２図は本ｒＣＯスイッチングスイープ方式
のＰＬＬ回路１１１成図である。
１・・・ＶＣＯＣイスイー路
２・・・反転増ｌ＠ ＠ ５・・・切換スイッ
チ４ ・・・刃口Ｊ鴨器
５・・・電圧制御型軸儀器ＣＶＣＯ）
６・・・位相比４２器 ７・・・ループフィルタ
躬 １FIG. 1 is an explanatory diagram of a VCO sweep method according to an embodiment of the present invention, and FIG. 2 is a diagram of a PLL circuit 111 of the present rCO switching sweep method. 1... VCOC flow path 2... Reversing increase l @ @ 5... Selector switch 4... Blade mouth J-type device 5... Voltage controlled shaft control device CVCO) 6... Phase ratio 42 device 7...Loop filter 1
Claims (1)
の出力と入力信号の位相差を検出し、この位相差に対応
する電圧を出力する位相比較器と、この位相比較器出力
の直流成分を抽出するループフィルタと、このループフ
ィルタ出力とスイープ回路出力との和をとる加算器と、
この加算器の出力電圧で発振周波数が制御される電圧制
御発振器により構成されたＰＬＬ回路において、電圧制
御発掘器を中心周波数から＋側、−側と交互にスイープ
することを特徴としたＶＣＯスイッチングスイープ方式
。1. Voltage controlled oscillator (VCO) with sweep circuit added
A phase comparator that detects the phase difference between the output and the input signal and outputs a voltage corresponding to this phase difference, a loop filter that extracts the DC component of this phase comparator output, and this loop filter output and sweep circuit output. an adder that takes the sum of
In a PLL circuit configured with a voltage-controlled oscillator whose oscillation frequency is controlled by the output voltage of this adder, a VCO switching sweep is characterized in that the voltage-controlled excavator is alternately swept from the center frequency to the + side and the - side. method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63251751A JPH02100421A (en) | 1988-10-07 | 1988-10-07 | Vco switching sweep system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63251751A JPH02100421A (en) | 1988-10-07 | 1988-10-07 | Vco switching sweep system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02100421A true JPH02100421A (en) | 1990-04-12 |
Family
ID=17227383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63251751A Pending JPH02100421A (en) | 1988-10-07 | 1988-10-07 | Vco switching sweep system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02100421A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003102241A (en) * | 2001-09-28 | 2003-04-08 | Yanmar Agricult Equip Co Ltd | Combine harvester |
| US7263059B2 (en) | 2002-01-22 | 2007-08-28 | Sharp Kabushiki Kaisha | High-frequency receiving apparatus having wide frequency pull-in range |
-
1988
- 1988-10-07 JP JP63251751A patent/JPH02100421A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003102241A (en) * | 2001-09-28 | 2003-04-08 | Yanmar Agricult Equip Co Ltd | Combine harvester |
| US7263059B2 (en) | 2002-01-22 | 2007-08-28 | Sharp Kabushiki Kaisha | High-frequency receiving apparatus having wide frequency pull-in range |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH04262618A (en) | Phase detector | |
| JPH03132117A (en) | Phase frequency comparator | |
| US3813610A (en) | Phase-locked loop in which frequency divider ratios are altered to obtain rapid lock-in | |
| US5170135A (en) | Phase and frequency-locked loop circuit having expanded pull-in range and reduced lock-in time | |
| JPH02100421A (en) | Vco switching sweep system | |
| US5063577A (en) | High-speed bit synchronizer | |
| JPH04326220A (en) | Method and device for generating clock signal from two-phase modulation digital signal | |
| JPH07120942B2 (en) | PLL circuit | |
| JPH05110428A (en) | Phase locked loop circuit | |
| JPS6266793A (en) | Automatic phase control circuit | |
| JPH0481126A (en) | Phase locked loop circuit | |
| JPS6342522A (en) | Phase locked loop circuit | |
| JPH09252250A (en) | Phase locked loop circuit | |
| JPS6348997Y2 (en) | ||
| JPS5936428A (en) | Phase locked device | |
| JP2855643B2 (en) | PLL circuit | |
| JPH022217A (en) | Phase lock detection circuit | |
| JPH0492512A (en) | Phase locked loop circuit | |
| JPS6298806A (en) | Fm modulator | |
| JPH04256218A (en) | Low noise phase lock oscillation circuit | |
| JPH08213900A (en) | Phase comparator circuit and pll circuit using the phase comparator circuit | |
| JPH04165717A (en) | Phase locked loop circuit | |
| JPS60223224A (en) | Phase locked loop | |
| JPH04104520A (en) | Phase lock loop | |
| JPS61145928A (en) | Phase comparator |