JPH0181580U - - Google Patents
Info
- Publication number
- JPH0181580U JPH0181580U JP1987177320U JP17732087U JPH0181580U JP H0181580 U JPH0181580 U JP H0181580U JP 1987177320 U JP1987177320 U JP 1987177320U JP 17732087 U JP17732087 U JP 17732087U JP H0181580 U JPH0181580 U JP H0181580U
- Authority
- JP
- Japan
- Prior art keywords
- output
- converters
- subtracting
- converter
- average
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 5
- 238000001228 spectrum Methods 0.000 description 1
Landscapes
- Complex Calculations (AREA)
Description
第１図は本考案に係るＦＦＴアナライザの一実
施例を示す構成ブロツク図、第２図は第１図装置
の平均値回路１１，１２の具体例を示す構成ブロ
ツク図、第３図は第１図装置の加減算回路１５の
具体例を示す構成ブロツク図、第４図は従来のＦ
ＦＴアナライザを示す構成ブロツク図、第５図お
よび第６図は第４図装置で生じる誤差モードを示
す説明図、第７図は信号処理演算部６のパワース
ペクトムラム出力を示す説明図である。
３，４……Ａ／Ｄ変換器、１１，１２……平均
値演算手段、１３……引算手段、１５……加減算
手段。
FIG. 1 is a block diagram showing an embodiment of the FFT analyzer according to the present invention, FIG. 2 is a block diagram showing a specific example of the average value circuits 11 and 12 of the device shown in FIG. 4 is a block diagram showing a specific example of the adder/subtractor circuit 15 of the device;
5 and 6 are explanatory diagrams showing the error modes occurring in the apparatus shown in FIG. 4, and FIG. 7 is an explanatory diagram showing the power spectrum output of the signal processing calculation unit 6. 3, 4... A/D converter, 11, 12... Average value calculation means, 13... Subtraction means, 15... Addition/subtraction means.
Claims (1)
値に変換する２つのＡ／Ｄ変換器と、この２つの
Ａ／Ｄ変換器のそれぞれ複数の出力値を平均演算
する２つの平均値演算手段と、この２つの平均値
演算手段の出力の差を演算する引算手段と、この
引算手段の出力に関連する出力値を一方の前記Ａ
／Ｄ変換器の出力値に加算し他方の前記Ａ／Ｄ変
換器の出力値から減算する加減算手段とを備え、
２つのＡ／Ｄ変換器が交互に出力するデータ系列
に含まれるナイキストモードの誤差成分を除去す
るように構成したことを特徴とするＦＦＴアナラ
イザ。 two A/D converters that alternately sample input signals and convert them into digital values; two average value calculation means that average a plurality of output values of each of these two A/D converters; a subtracting means for calculating the difference between the outputs of the two average value calculating means; and an output value related to the output of the subtracting means.
addition/subtraction means for adding to the output value of the A/D converter and subtracting from the output value of the other A/D converter;
An FFT analyzer characterized in that it is configured to remove Nyquist mode error components contained in data series alternately output by two A/D converters.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17732087U JPH0725716Y2 (en) | 1987-11-20 | 1987-11-20 | FFT analyzer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17732087U JPH0725716Y2 (en) | 1987-11-20 | 1987-11-20 | FFT analyzer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0181580U true JPH0181580U (en) | 1989-05-31 |
| JPH0725716Y2 JPH0725716Y2 (en) | 1995-06-07 |
Family
ID=31468988
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17732087U Expired - Lifetime JPH0725716Y2 (en) | 1987-11-20 | 1987-11-20 | FFT analyzer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0725716Y2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2019132806A (en) * | 2018-02-02 | 2019-08-08 | アンリツ株式会社 | Signal measuring device and signal measuring method |
-
1987
- 1987-11-20 JP JP17732087U patent/JPH0725716Y2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2019132806A (en) * | 2018-02-02 | 2019-08-08 | アンリツ株式会社 | Signal measuring device and signal measuring method |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0725716Y2 (en) | 1995-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0181580U (en) | ||
| JP2847913B2 (en) | Analog multiplier | |
| JPH0275966A (en) | Electronic watthour meter | |
| JP3185143B2 (en) | Digital frequency converter | |
| US4622649A (en) | Convolution processor | |
| JPS6353140U (en) | ||
| JPS61152143U (en) | ||
| JPS58150331U (en) | Analog-digital converter for protective relay equipment | |
| JPS6126978Y2 (en) | ||
| SU599255A1 (en) | Dynamic characteristic determining device | |
| JPS60107769U (en) | DC component measurement circuit | |
| JPH0384623U (en) | ||
| JPH0277659A (en) | Circuit for measuring signal-to-noise ratio | |
| JP2877597B2 (en) | Spectrum analyzer | |
| SU983710A1 (en) | Linear dynamic system continuous testing diagnostic device | |
| JPS6338890B2 (en) | ||
| SU748868A1 (en) | Method of experimental determination of dynamic characteristics of voltage to frequency converters | |
| JPH05235765A (en) | A/d converter | |
| JPS60104756U (en) | Conversion circuit device | |
| JPS6353138U (en) | ||
| JPS6142138U (en) | PCM signal demodulation circuit | |
| JPS6121146U (en) | delay equalizer | |
| JPS59155647U (en) | butterfly calculation circuit | |
| JPH0733032U (en) | Signal processing system | |
| JPS6429927U (en) |