JPH0147905B2 - - Google Patents

Info

Publication number
JPH0147905B2
JPH0147905B2 JP55006866A JP686680A JPH0147905B2 JP H0147905 B2 JPH0147905 B2 JP H0147905B2 JP 55006866 A JP55006866 A JP 55006866A JP 686680 A JP686680 A JP 686680A JP H0147905 B2 JPH0147905 B2 JP H0147905B2
Authority
JP
Japan
Prior art keywords
gate
region
drain
buried layer
buried
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55006866A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56104473A (en
Inventor
Kazuhiro Komori
Yasunobu Osa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP686680A priority Critical patent/JPS56104473A/ja
Publication of JPS56104473A publication Critical patent/JPS56104473A/ja
Publication of JPH0147905B2 publication Critical patent/JPH0147905B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP686680A 1980-01-25 1980-01-25 Semiconductor memory device and manufacture thereof Granted JPS56104473A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP686680A JPS56104473A (en) 1980-01-25 1980-01-25 Semiconductor memory device and manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP686680A JPS56104473A (en) 1980-01-25 1980-01-25 Semiconductor memory device and manufacture thereof

Publications (2)

Publication Number Publication Date
JPS56104473A JPS56104473A (en) 1981-08-20
JPH0147905B2 true JPH0147905B2 (de) 1989-10-17

Family

ID=11650154

Family Applications (1)

Application Number Title Priority Date Filing Date
JP686680A Granted JPS56104473A (en) 1980-01-25 1980-01-25 Semiconductor memory device and manufacture thereof

Country Status (1)

Country Link
JP (1) JPS56104473A (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59126674A (ja) * 1983-01-10 1984-07-21 Toshiba Corp 情報記憶用半導体装置
JPH0722194B2 (ja) * 1984-07-24 1995-03-08 工業技術院長 不揮発性メモリ
JPH034567A (ja) * 1989-06-01 1991-01-10 Toshiba Corp 半導体記憶装置
KR100238199B1 (ko) * 1996-07-30 2000-01-15 윤종용 플레쉬 이이피롬(eeprom) 장치 및 그 제조방법
KR100542947B1 (ko) * 1998-10-27 2006-03-28 주식회사 하이닉스반도체 플래쉬 메모리 셀

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5419372A (en) * 1977-07-14 1979-02-14 Nec Corp Production of semiconductor memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5419372A (en) * 1977-07-14 1979-02-14 Nec Corp Production of semiconductor memory

Also Published As

Publication number Publication date
JPS56104473A (en) 1981-08-20

Similar Documents

Publication Publication Date Title
EP0193841B1 (de) Halbleitervorrichtung und Verfahren zu seiner Herstellung
JP3124101B2 (ja) 不揮発性半導体記憶装置およびその製造方法
EP0273728B1 (de) Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung
JP2964993B2 (ja) 半導体記憶装置
JPH04256360A (ja) 半導体装置の製造方法
EP0106617A2 (de) Verfahren zur Herstellung eines EEPROM
JP3241330B2 (ja) フラッシュメモリおよびその製造方法
KR100201451B1 (ko) 불휘발성 기억장치
US5841174A (en) Semiconductor apparatus including semiconductor devices operated by plural power supplies
USRE37959E1 (en) Semiconductor integrated circuit device and method of manufacturing the same
JPH11330280A (ja) チャネル消去/書込によるフラッシュメモリ―セル構造の製造方法およびその操作方法
JP4217409B2 (ja) 不揮発性メモリ素子及びその製造方法
JP2819975B2 (ja) 不揮発性半導体記憶装置及びその製造方法
JP2913817B2 (ja) 半導体メモリの製造方法
JPH02222174A (ja) Mos型半導体装置
JPH0147905B2 (de)
JPS6255710B2 (de)
EP0021776B1 (de) Halbleiter-Speichervorrichtung und Verfahren zu deren Herstellung
US5357133A (en) Semiconductor memory device having improved write characteristic
JP2595058B2 (ja) 不揮発性半導体記憶装置の製造方法
JPH04118973A (ja) 半導体装置の製造方法
JP3869066B2 (ja) 不揮発性半導体記憶装置及びその製造方法
JPH02295169A (ja) 不揮発性半導体記憶装置
KR100202115B1 (ko) 느타리 버섯 재배용 분말 종균 제조법
JP2957586B2 (ja) 不揮発性メモリセルの製造方法