JPH0136597B2 - - Google Patents

Info

Publication number
JPH0136597B2
JPH0136597B2 JP56082185A JP8218581A JPH0136597B2 JP H0136597 B2 JPH0136597 B2 JP H0136597B2 JP 56082185 A JP56082185 A JP 56082185A JP 8218581 A JP8218581 A JP 8218581A JP H0136597 B2 JPH0136597 B2 JP H0136597B2
Authority
JP
Japan
Prior art keywords
circuit
integrated circuit
frequency
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56082185A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57197831A (en
Inventor
Masaaki Yano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56082185A priority Critical patent/JPS57197831A/ja
Publication of JPS57197831A publication Critical patent/JPS57197831A/ja
Publication of JPH0136597B2 publication Critical patent/JPH0136597B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
JP56082185A 1981-05-29 1981-05-29 Integration circuit chip Granted JPS57197831A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56082185A JPS57197831A (en) 1981-05-29 1981-05-29 Integration circuit chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56082185A JPS57197831A (en) 1981-05-29 1981-05-29 Integration circuit chip

Publications (2)

Publication Number Publication Date
JPS57197831A JPS57197831A (en) 1982-12-04
JPH0136597B2 true JPH0136597B2 (ru) 1989-08-01

Family

ID=13767377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56082185A Granted JPS57197831A (en) 1981-05-29 1981-05-29 Integration circuit chip

Country Status (1)

Country Link
JP (1) JPS57197831A (ru)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59181548A (ja) * 1983-03-31 1984-10-16 Fujitsu Ltd 半導体装置
JPS6089937A (ja) * 1983-10-24 1985-05-20 Nec Corp 集積回路装置
US4939389A (en) * 1988-09-02 1990-07-03 International Business Machines Corporation VLSI performance compensation for off-chip drivers and clock generation
JPH07109845B2 (ja) * 1989-11-15 1995-11-22 日本電気株式会社 半導体集積回路

Also Published As

Publication number Publication date
JPS57197831A (en) 1982-12-04

Similar Documents

Publication Publication Date Title
US6853177B2 (en) Semiconductor device with process monitor circuit and test method thereof
US4495628A (en) CMOS LSI and VLSI chips having internal delay testing capability
US5923676A (en) Bist architecture for measurement of integrated circuit delays
EP0476871B1 (en) Process monitor circuit and method
US4587480A (en) Delay testing method for CMOS LSI and VLSI integrated circuits
US20030204353A1 (en) Apparatus and method for determining effect of on-chip noise on signal propagation
JPS63175780A (ja) 論理集積回路
US5095267A (en) Method of screening A.C. performance characteristics during D.C. parametric test operation
EP0054111B1 (en) Circuit for use on an lsi chip and for measuring the turn-on and turn-off delays of a logic circuit on said chip
US7358755B1 (en) Ring oscillator system
US3781670A (en) Ac performance test for large scale integrated circuit chips
US5039602A (en) Method of screening A.C. performance characteristics during D.C. parametric test operation
US6553545B1 (en) Process parameter extraction
US4876501A (en) Method and apparatus for high accuracy measurment of VLSI components
JPH0136597B2 (ru)
JPH04274100A (ja) テスト回路内蔵のメモリーｌｓｉ
JP3442226B2 (ja) ディレー評価回路付き集積回路
US7386407B2 (en) Semiconductor device test method using an evaluation LSI
JPS645461B2 (ru)
EP0277167A1 (en) Integrated circuits and method of testing same
US20220381823A1 (en) Test element group and test method
JPS6141976A (ja) 遅延時間モニタ回路
JPS62113074A (ja) 集積回路
JP2000214223A (ja) 遅延時間の測定方法
JP2891312B2 (ja) 半導体集積回路のテスト回路