JPH0129445B2 - - Google Patents
Info
- Publication number
- JPH0129445B2 JPH0129445B2 JP23446683A JP23446683A JPH0129445B2 JP H0129445 B2 JPH0129445 B2 JP H0129445B2 JP 23446683 A JP23446683 A JP 23446683A JP 23446683 A JP23446683 A JP 23446683A JP H0129445 B2 JPH0129445 B2 JP H0129445B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- input
- series
- output
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000002347 injection Methods 0.000 claims description 13
- 239000007924 injection Substances 0.000 claims description 13
- 230000005540 biological transmission Effects 0.000 claims description 12
- 230000007704 transition Effects 0.000 claims description 9
- 238000000926 separation method Methods 0.000 claims 3
- 230000010354 integration Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23446683A JPS60125019A (ja) | 1983-12-12 | 1983-12-12 | 超伝導論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23446683A JPS60125019A (ja) | 1983-12-12 | 1983-12-12 | 超伝導論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60125019A JPS60125019A (ja) | 1985-07-04 |
JPH0129445B2 true JPH0129445B2 (enrdf_load_stackoverflow) | 1989-06-12 |
Family
ID=16971441
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23446683A Granted JPS60125019A (ja) | 1983-12-12 | 1983-12-12 | 超伝導論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60125019A (enrdf_load_stackoverflow) |
-
1983
- 1983-12-12 JP JP23446683A patent/JPS60125019A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60125019A (ja) | 1985-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940001692B1 (ko) | 배선판 | |
JPH06224731A (ja) | 制御インピーダンストランジスタスイッチング回路 | |
US4885485A (en) | CMOS Output buffer providing mask programmable output drive current | |
JPH0276411A (ja) | チヤネル選択制御信号を利用したマルチプレツクサー出力のイネーブル/デイスエーブル制御装置 | |
US6566904B2 (en) | Pad calibration circuit with on-chip resistor | |
US4482821A (en) | Superconductive logic circuit | |
US4894563A (en) | Output macrocell for programmable logic device | |
US4107554A (en) | Data bus arrangement for Josephson tunneling device logic interconnections | |
US6486700B1 (en) | One-hot Muller C-elements and circuits using one-hot Muller C-elements | |
JPH0129445B2 (enrdf_load_stackoverflow) | ||
US5777529A (en) | Integrated circuit assembly for distributed broadcasting of high speed chip input signals | |
JP3845320B2 (ja) | 超伝導単一磁束量子多入力排他的論理和回路 | |
US4559459A (en) | High gain non-linear threshold input Josephson junction logic circuit | |
EP0069534A2 (en) | Superconducting logic circuit | |
US4972518A (en) | Logic integrated circuit having input and output flip-flops to stabilize pulse durations | |
US4506172A (en) | Decoder circuit utilizing josephson devices | |
Hayes | A logic design theory for VLSI | |
JP2000124794A (ja) | 超電導論理回路 | |
US4538077A (en) | Circuit utilizing Josephson effect | |
JP2674652B2 (ja) | ジョセフソン論理セルゲート | |
Hioe et al. | A new quantum flux parametron logic gate with large input margin | |
JPS62217632A (ja) | 半導体集積回路 | |
US3406296A (en) | Direct coupled transistor logic circuit including individual base biasing networks | |
JPH06334512A (ja) | ジョセフソン磁界結合型多入力論理和回路 | |
US6369611B1 (en) | Sequential circuit for high frequency clocking |