JPS60125019A - 超伝導論理回路 - Google Patents

超伝導論理回路

Info

Publication number
JPS60125019A
JPS60125019A JP23446683A JP23446683A JPS60125019A JP S60125019 A JPS60125019 A JP S60125019A JP 23446683 A JP23446683 A JP 23446683A JP 23446683 A JP23446683 A JP 23446683A JP S60125019 A JPS60125019 A JP S60125019A
Authority
JP
Japan
Prior art keywords
gate
input
gates
receiving
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23446683A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0129445B2 (enrdf_load_stackoverflow
Inventor
Hajime Yamada
肇 山田
Toshiro Tanaka
田中　利郎
Yoshichika Ichinomiya
一宮　善近
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP23446683A priority Critical patent/JPS60125019A/ja
Publication of JPS60125019A publication Critical patent/JPS60125019A/ja
Publication of JPH0129445B2 publication Critical patent/JPH0129445B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP23446683A 1983-12-12 1983-12-12 超伝導論理回路 Granted JPS60125019A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23446683A JPS60125019A (ja) 1983-12-12 1983-12-12 超伝導論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23446683A JPS60125019A (ja) 1983-12-12 1983-12-12 超伝導論理回路

Publications (2)

Publication Number Publication Date
JPS60125019A true JPS60125019A (ja) 1985-07-04
JPH0129445B2 JPH0129445B2 (enrdf_load_stackoverflow) 1989-06-12

Family

ID=16971441

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23446683A Granted JPS60125019A (ja) 1983-12-12 1983-12-12 超伝導論理回路

Country Status (1)

Country Link
JP (1) JPS60125019A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0129445B2 (enrdf_load_stackoverflow) 1989-06-12

Similar Documents

Publication Publication Date Title
US4383314A (en) Circular access linkage loop configuration for system communication
US6353334B1 (en) Circuit for converting a logic signal on an output node to a pair of low-voltage differential signals
US4798976A (en) Logic redundancy circuit scheme
EP0111262A2 (en) Output multiplexer having one gate delay
US4593205A (en) Macrocell array having an on-chip clock generator
GB1586140A (en) Logic circuits incorporating a dual function input
US5233244A (en) Josephson logic gate having a plurality of input ports and a josephson logic circuit that uses such a josephson logic gate
US4894563A (en) Output macrocell for programmable logic device
JPS60125019A (ja) 超伝導論理回路
US2965887A (en) Multiple input diode scanner
US4559459A (en) High gain non-linear threshold input Josephson junction logic circuit
US4506172A (en) Decoder circuit utilizing josephson devices
Hayes A logic design theory for VLSI
JP2000124794A (ja) 超電導論理回路
US3406296A (en) Direct coupled transistor logic circuit including individual base biasing networks
JP2674652B2 (ja) ジョセフソン論理セルゲート
US5307352A (en) Switch matrix multiplexers
US6369611B1 (en) Sequential circuit for high frequency clocking
Hioe et al. A new quantum flux parametron logic gate with large input margin
JPH06334512A (ja) ジョセフソン磁界結合型多入力論理和回路
JPS622732B2 (enrdf_load_stackoverflow)
JPS59229923A (ja) 集積回路用論理回路
JP2844971B2 (ja) ディジタル符号処理システム
JPH0445009B2 (enrdf_load_stackoverflow)
JP2806815B2 (ja) データ交換用スイッチ