JPH0126205B2 - - Google Patents
Info
- Publication number
- JPH0126205B2 JPH0126205B2 JP15291883A JP15291883A JPH0126205B2 JP H0126205 B2 JPH0126205 B2 JP H0126205B2 JP 15291883 A JP15291883 A JP 15291883A JP 15291883 A JP15291883 A JP 15291883A JP H0126205 B2 JPH0126205 B2 JP H0126205B2
- Authority
- JP
- Japan
- Prior art keywords
- josephson
- series
- switches
- switch
- control lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
- H03K19/1952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with electro-magnetic coupling of the control current
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15291883A JPS6043921A (ja) | 1983-08-22 | 1983-08-22 | ジョセフソンデコ−ド回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15291883A JPS6043921A (ja) | 1983-08-22 | 1983-08-22 | ジョセフソンデコ−ド回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6043921A JPS6043921A (ja) | 1985-03-08 |
| JPH0126205B2 true JPH0126205B2 (cs) | 1989-05-23 |
Family
ID=15550991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15291883A Granted JPS6043921A (ja) | 1983-08-22 | 1983-08-22 | ジョセフソンデコ−ド回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6043921A (cs) |
-
1983
- 1983-08-22 JP JP15291883A patent/JPS6043921A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6043921A (ja) | 1985-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2717111B2 (ja) | 送信ゲート直列マルチプレクサ | |
| US5656948A (en) | Null convention threshold gate | |
| US4063119A (en) | Schmitt trigger circuit | |
| US6900658B1 (en) | Null convention threshold gate | |
| EP0334545B1 (en) | Single-level multiplexer | |
| US4435654A (en) | Output level adjustment means for low fanout ECL lacking emitter follower output | |
| US5793662A (en) | Null convention adder | |
| US3016466A (en) | Logical circuit | |
| JPS60247733A (ja) | 論理演算回路 | |
| JPH0126205B2 (cs) | ||
| US4506172A (en) | Decoder circuit utilizing josephson devices | |
| US3155839A (en) | Majority logic circuit using a constant current bias | |
| JPH05160684A (ja) | ラッチ回路 | |
| JPS643408B2 (cs) | ||
| JP2674652B2 (ja) | ジョセフソン論理セルゲート | |
| US4034198A (en) | Multiple generating register | |
| JPS63246927A (ja) | 基準電圧発生回路 | |
| JPS6342747Y2 (cs) | ||
| JPH0377537B2 (cs) | ||
| JPS5846725A (ja) | 超伝導論理回路 | |
| JPH0422320B2 (cs) | ||
| JPS6330021A (ja) | 半導体論理回路 | |
| JPH0143399B2 (cs) | ||
| JPH04241503A (ja) | カレントミラー回路 | |
| JPH0215898B2 (cs) |