JPH0125227B2 - - Google Patents
Info
- Publication number
- JPH0125227B2 JPH0125227B2 JP16456780A JP16456780A JPH0125227B2 JP H0125227 B2 JPH0125227 B2 JP H0125227B2 JP 16456780 A JP16456780 A JP 16456780A JP 16456780 A JP16456780 A JP 16456780A JP H0125227 B2 JPH0125227 B2 JP H0125227B2
- Authority
- JP
- Japan
- Prior art keywords
- capacitance
- terminal
- semiconductor integrated
- semiconductor
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 22
- 230000015654 memory Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 4
- 230000006870 function Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16456780A JPS5789231A (en) | 1980-11-25 | 1980-11-25 | Semiconductor circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16456780A JPS5789231A (en) | 1980-11-25 | 1980-11-25 | Semiconductor circuit device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5789231A JPS5789231A (en) | 1982-06-03 |
| JPH0125227B2 true JPH0125227B2 (enrdf_load_stackoverflow) | 1989-05-16 |
Family
ID=15795614
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16456780A Granted JPS5789231A (en) | 1980-11-25 | 1980-11-25 | Semiconductor circuit device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5789231A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101307490B1 (ko) * | 2009-03-30 | 2013-12-11 | 메기가 코포레이션 | 상부 포스트-패시베이션 기술 및 하부 구조물 기술을 이용한 집적 회로 칩 |
-
1980
- 1980-11-25 JP JP16456780A patent/JPS5789231A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5789231A (en) | 1982-06-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20010039075A1 (en) | Method for Capacitively Coupling Electronic Devices | |
| US4688070A (en) | Semiconductor integrated circuit device | |
| JPS61117858A (ja) | 半導体装置 | |
| JP3287391B2 (ja) | 半導体装置 | |
| JP2921463B2 (ja) | 半導体集積回路チップ | |
| JPH0125227B2 (enrdf_load_stackoverflow) | ||
| JPH03101152A (ja) | 半導体メモリ | |
| JPH0434307B2 (enrdf_load_stackoverflow) | ||
| JPS604306A (ja) | 結合線路 | |
| JPH03259561A (ja) | 半導体装置 | |
| JP2630311B2 (ja) | 半導体集積回路装置 | |
| JPH06163700A (ja) | 集積回路装置 | |
| JPS643056B2 (enrdf_load_stackoverflow) | ||
| JPS6380543A (ja) | 集積回路装置 | |
| JP3491885B2 (ja) | 半導体装置 | |
| JP3031040B2 (ja) | 集積回路の製造方法 | |
| JP2662156B2 (ja) | 集積回路のノイズ低減装置 | |
| JPH0287666A (ja) | 半導体集積回路装置 | |
| JPH04312965A (ja) | メモリic | |
| JPH0120538B2 (enrdf_load_stackoverflow) | ||
| JP2919010B2 (ja) | 半導体集積回路実装構造 | |
| KR950013050B1 (ko) | 엘오씨(Lead On Chip)용 리드 프레임 | |
| JP2529396B2 (ja) | 半導体集積回路装置 | |
| JPS58141567A (ja) | 半導体集積回路の入力保護装置 | |
| JP2857823B2 (ja) | 回路基板に対する電子部品の実装構造 |