JPS5789231A - Semiconductor circuit device - Google Patents

Semiconductor circuit device

Info

Publication number
JPS5789231A
JPS5789231A JP16456780A JP16456780A JPS5789231A JP S5789231 A JPS5789231 A JP S5789231A JP 16456780 A JP16456780 A JP 16456780A JP 16456780 A JP16456780 A JP 16456780A JP S5789231 A JPS5789231 A JP S5789231A
Authority
JP
Japan
Prior art keywords
electrostatic capacity
pin
input
pins
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16456780A
Other languages
English (en)
Other versions
JPH0125227B2 (ja
Inventor
Kiyobumi Uchibori
Minoru Honda
Akira Nagai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP16456780A priority Critical patent/JPS5789231A/ja
Publication of JPS5789231A publication Critical patent/JPS5789231A/ja
Publication of JPH0125227B2 publication Critical patent/JPH0125227B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP16456780A 1980-11-25 1980-11-25 Semiconductor circuit device Granted JPS5789231A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16456780A JPS5789231A (en) 1980-11-25 1980-11-25 Semiconductor circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16456780A JPS5789231A (en) 1980-11-25 1980-11-25 Semiconductor circuit device

Publications (2)

Publication Number Publication Date
JPS5789231A true JPS5789231A (en) 1982-06-03
JPH0125227B2 JPH0125227B2 (ja) 1989-05-16

Family

ID=15795614

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16456780A Granted JPS5789231A (en) 1980-11-25 1980-11-25 Semiconductor circuit device

Country Status (1)

Country Link
JP (1) JPS5789231A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012522398A (ja) * 2009-03-30 2012-09-20 メギカ・コーポレイション 上部ポストパッシベーション技術および底部構造技術を使用する集積回路チップ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012522398A (ja) * 2009-03-30 2012-09-20 メギカ・コーポレイション 上部ポストパッシベーション技術および底部構造技術を使用する集積回路チップ
JP2015073107A (ja) * 2009-03-30 2015-04-16 クゥアルコム・インコーポレイテッドQualcomm Incorporated 上部ポストパッシベーション技術および底部構造技術を使用する集積回路チップ

Also Published As

Publication number Publication date
JPH0125227B2 (ja) 1989-05-16

Similar Documents

Publication Publication Date Title
EP0342131A3 (en) Gate array device having macro cells for forming master and slave cells of master-slave flip-flop circuit
GB2104284B (en) Semiconductor integrated circuit device and a method of manufacture thereof
EP0361825A3 (en) Semiconductor chip and method of manufacturing it
ES438666A1 (es) Perfeccionamientos introducidos en una estructura de pasti- lla semiconductora de circuito integrados en un plano.
JPS5350686A (en) Production of semiconductor integrated circuit
JPS5789231A (en) Semiconductor circuit device
JPS57190343A (en) Semiconductor integrated circuit
JPS5661151A (en) Package semiconductor integrated circuit
GB2006522A (en) Improvements in or relating to wafers having microelectric circuit chips thereon
JPS5735342A (en) Manufacturing method of large scale integrated circuit
JPS5627667A (en) Method of estimating semiconductor device
JPS5578561A (en) Master-slice lsi circuit device
JPS57111044A (en) Master-slice type lsi device
JPS5412263A (en) Semiconductor element and production of the same
JPS53107259A (en) Compensator for delay of envelope
JPS5387A (en) Automatic design system
JPS5773954A (en) Integrated circuit
JPS6415948A (en) Semiconductor integtated circuit
JPS5935448A (ja) マスタスライス集積回路装置
JPS5928359A (ja) 集積回路装置の製造方法
JPS52104882A (en) Manufacture of semiconductor device
JPS5797660A (en) High density structure
JPS5587457A (en) Lsi layout processing
JPS5791552A (en) Semiconductor integrated circuit device
JPS53108372A (en) Substrate for wireless bonding