JPH01205457A - Systematized semiconductor device - Google Patents
Systematized semiconductor deviceInfo
- Publication number
- JPH01205457A JPH01205457A JP63030231A JP3023188A JPH01205457A JP H01205457 A JPH01205457 A JP H01205457A JP 63030231 A JP63030231 A JP 63030231A JP 3023188 A JP3023188 A JP 3023188A JP H01205457 A JPH01205457 A JP H01205457A
- Authority
- JP
- Japan
- Prior art keywords
- chips
- case
- integrated circuit
- semiconductor integrated
- conductive material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 25
- 239000004020 conductor Substances 0.000 claims abstract description 7
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、半導体装置に関し、特に半導体装置の実装方
法を改良し、システム化した半導体装置間する。DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to semiconductor devices, and particularly to improving a method for mounting semiconductor devices and creating a system for semiconductor devices.
従来、この種の半導体装置は、1つのケースに1つ半導
体集積回路のチップしか実装できない構造となっていた
。Conventionally, this type of semiconductor device has a structure in which only one semiconductor integrated circuit chip can be mounted in one case.
」−記のような従来の半導体装置では、1つのケースに
1つ半導体集積回路のチップしか実装できないので、1
つのシステムとしての装置の機能を実現するには、数個
〜数十個の半導体装置が必要になる。半導体装置は、そ
のケースに格納されているチップに対してはるかに大き
く、またケースの端子構造が一般に規格されている。そ
のため、複数個の半導体装置を配列接続して1つのシス
テムを構成する場合、上記端子構造から配列の制限が生
ずることと、ケースの大きさとから、実装パッケージが
大型化になり、高価格になる欠点があった。In conventional semiconductor devices such as those described above, only one semiconductor integrated circuit chip can be mounted in one case.
In order to realize the function of a device as one system, several to several dozen semiconductor devices are required. A semiconductor device is much larger than the chip housed in its case, and the terminal structure of the case is generally standardized. Therefore, when arranging and connecting multiple semiconductor devices to form one system, the above-mentioned terminal structure imposes restrictions on the arrangement, and the size of the case means that the mounting package becomes large and expensive. There were drawbacks.
本発明のl」的は上記の欠点を除去し、装置の小型化、
並びに低価格化が可能な半導体装置を提供することにあ
る。The object of the present invention is to eliminate the above-mentioned drawbacks, reduce the size of the device,
Another object of the present invention is to provide a semiconductor device whose cost can be reduced.
本発明は、一つのシステムを構成する異なる機能の複数
個の半導体集積回路のチップを1平面に密接して並べ、
前記チップの相互を導電物質により接続して、1つのケ
ース内に収納したものである。The present invention involves arranging a plurality of semiconductor integrated circuit chips with different functions constituting one system in close proximity on one plane.
The chips are connected to each other by a conductive material and housed in one case.
本発明は、1つのケース内にチップの形で複数個の半導
体集積回路を接続する。チップ自体の面積が小さく、そ
の配置も自由にできるので、装置は小型に形成させるこ
とができる。The present invention connects a plurality of semiconductor integrated circuits in the form of chips within one case. Since the chip itself has a small area and can be freely arranged, the device can be made compact.
以下、本発明の一実施例を第1図〜第2図を参照して説
明する。Hereinafter, one embodiment of the present invention will be described with reference to FIGS. 1 and 2.
第1図は、本発明の一実施例の半導体装置の斜視図で、
第2図に示した構成ブロック図の半導体装置に適用した
ものである。図において、1a−1dは異なる機能の半
導体集積回路のチップで、例えば1aがマイクロプロセ
ンサ、■bがROM、ICかRAM、1dが5IO(直
列I 10)であって、1つのマイクロコンピュータに
なっている。この複数のチップ1a〜1dを図示したよ
うに密接して並へて、チップ1a〜1dの相互を導電物
質であるホンディングワイヤ2で相互を接続して、1つ
のケース3内に収納しである。なお、図ではケース第1
図
3からの端子は図示していないが、このシステムを応用
する場所にそれぞれ相応して、ケーブルもしくはプリン
ト板に接続しやすいように端子構造を定める。FIG. 1 is a perspective view of a semiconductor device according to an embodiment of the present invention.
This is applied to the semiconductor device of the configuration block diagram shown in FIG. In the figure, 1a to 1d are semiconductor integrated circuit chips with different functions, for example, 1a is a microprocessor sensor, b is a ROM, IC or RAM, and 1d is 5IO (series I 10), which can be integrated into one microcomputer. It has become. The plurality of chips 1a to 1d are arranged closely together as shown in the figure, and the chips 1a to 1d are connected to each other with a bonding wire 2 made of a conductive material, and housed in one case 3. be. In addition, in the figure, case 1
Although the terminals from FIG. 3 are not shown, the terminal structure is determined to facilitate connection to a cable or printed circuit board, depending on the location where this system is applied.
以上説明したように、本発明の半導体装置は、異なる機
能の半導体集積回路のチップを1平面に密接して並べて
、チップの相互を導電物質により接続して、1つのケー
ス内に収納したので、装置の小型化、並びに低価格化が
可能となる優れた効果がある。As explained above, in the semiconductor device of the present invention, chips of semiconductor integrated circuits with different functions are closely arranged on one plane, the chips are connected to each other by a conductive material, and housed in a single case. This has the excellent effect of making it possible to reduce the size and cost of the device.
第1図は本発明の−・実施例の半導体装置の斜視図、第
2図は実施例の構成ブロック図である。
■a〜1d・・・チップ、
2・・・ポンディングワイヤ、
3・・・ケース。FIG. 1 is a perspective view of a semiconductor device according to an embodiment of the present invention, and FIG. 2 is a block diagram of the structure of the embodiment. ■a~1d...Chip, 2...Ponding wire, 3...Case.
Claims (1)
体集積回路のチップを1平面に密接して並べ、前記チッ
プの相互を導電物質により接続して、1つのケース内に
収納したことを特徴とするシステム化半導体装置。A plurality of semiconductor integrated circuit chips having different functions constituting one system are closely arranged on one plane, the chips are connected to each other by a conductive material, and the chips are housed in one case. Systemized semiconductor equipment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63030231A JPH01205457A (en) | 1988-02-10 | 1988-02-10 | Systematized semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63030231A JPH01205457A (en) | 1988-02-10 | 1988-02-10 | Systematized semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01205457A true JPH01205457A (en) | 1989-08-17 |
Family
ID=12297936
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63030231A Pending JPH01205457A (en) | 1988-02-10 | 1988-02-10 | Systematized semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01205457A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6054763A (en) * | 1997-10-31 | 2000-04-25 | Oki Electric Industry Co., Ltd. | Semiconductor device |
US6379998B1 (en) | 1986-03-12 | 2002-04-30 | Hitachi, Ltd. | Semiconductor device and method for fabricating the same |
-
1988
- 1988-02-10 JP JP63030231A patent/JPH01205457A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6379998B1 (en) | 1986-03-12 | 2002-04-30 | Hitachi, Ltd. | Semiconductor device and method for fabricating the same |
US6054763A (en) * | 1997-10-31 | 2000-04-25 | Oki Electric Industry Co., Ltd. | Semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH064595Y2 (en) | Hybrid IC | |
JPH04307943A (en) | Semiconductor device | |
JP2809945B2 (en) | Semiconductor device | |
JPH01205457A (en) | Systematized semiconductor device | |
US5719748A (en) | Semiconductor package with a bridge for chip area connection | |
JPH01144664A (en) | Integrated circuit device for semiconductor memory | |
JPH0582582A (en) | Semiconductor device | |
JPS6028256A (en) | Semiconductor device | |
JPH04142073A (en) | Semiconductor device | |
JPS617657A (en) | Package for multi-chip | |
JPH0297050A (en) | Semiconductor integrated circuit | |
JPH0199245A (en) | Ic package | |
JPH02280359A (en) | Semiconductor device | |
JPS629654A (en) | Mounting package for ic device | |
JPH0637234A (en) | Semiconductor device | |
JPS62168657U (en) | ||
JPH03123068A (en) | Semiconductor device | |
JPH1012660A (en) | Integrated circuit for surface mounting | |
JPH04101452A (en) | Semiconductor package | |
JPH0350842A (en) | Semiconductor device | |
JPH04367256A (en) | Semiconductor integrated circuit device | |
JPH0297049A (en) | Package device for integrated circuit use | |
JPH01228156A (en) | Hybrid integrated circuit device | |
JPH03236245A (en) | Semiconductor device | |
JPS59143355A (en) | Semiconductor integrated circuit device |