JPH01187944A - 半導体材料に隔離構造を形成する方法 - Google Patents

半導体材料に隔離構造を形成する方法

Info

Publication number
JPH01187944A
JPH01187944A JP63295875A JP29587588A JPH01187944A JP H01187944 A JPH01187944 A JP H01187944A JP 63295875 A JP63295875 A JP 63295875A JP 29587588 A JP29587588 A JP 29587588A JP H01187944 A JPH01187944 A JP H01187944A
Authority
JP
Japan
Prior art keywords
trench
trenches
intersection
wafer
filled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63295875A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0581180B2 (enExample
Inventor
Harry F Pang
ハリー　エフ．パング
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH01187944A publication Critical patent/JPH01187944A/ja
Publication of JPH0581180B2 publication Critical patent/JPH0581180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/763—Polycrystalline semiconductor regions
    • H10P14/60—
    • H10W10/014—
    • H10W10/17—

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Drying Of Semiconductors (AREA)
JP63295875A 1987-11-23 1988-11-22 半導体材料に隔離構造を形成する方法 Granted JPH01187944A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12375787A 1987-11-23 1987-11-23
US123757 1987-11-23

Publications (2)

Publication Number Publication Date
JPH01187944A true JPH01187944A (ja) 1989-07-27
JPH0581180B2 JPH0581180B2 (enExample) 1993-11-11

Family

ID=22410701

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63295875A Granted JPH01187944A (ja) 1987-11-23 1988-11-22 半導体材料に隔離構造を形成する方法

Country Status (3)

Country Link
EP (1) EP0317786A3 (enExample)
JP (1) JPH01187944A (enExample)
KR (1) KR970003889B1 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04330765A (ja) * 1991-05-02 1992-11-18 Hitachi Ltd 誘電体基板の製造方法
US6403986B1 (en) 1994-09-28 2002-06-11 Nippon Telegraph And Telephone Corporation Optical semiconductor device and method of fabricating the same
JP2008109000A (ja) * 2006-10-27 2008-05-08 Rohm Co Ltd 半導体集積回路

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008029235B3 (de) 2008-06-19 2009-10-08 X-Fab Semiconductor Foundries Ag Kreuzungen von Isolationsgräben der SOI-Technologie

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6098642A (ja) * 1983-11-02 1985-06-01 Hitachi Micro Comput Eng Ltd 半導体集積回路装置
JPS60136328A (ja) * 1983-12-26 1985-07-19 Hitachi Ltd 半導体装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4753901A (en) * 1985-11-15 1988-06-28 Ncr Corporation Two mask technique for planarized trench oxide isolation of integrated devices

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6098642A (ja) * 1983-11-02 1985-06-01 Hitachi Micro Comput Eng Ltd 半導体集積回路装置
JPS60136328A (ja) * 1983-12-26 1985-07-19 Hitachi Ltd 半導体装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04330765A (ja) * 1991-05-02 1992-11-18 Hitachi Ltd 誘電体基板の製造方法
US6403986B1 (en) 1994-09-28 2002-06-11 Nippon Telegraph And Telephone Corporation Optical semiconductor device and method of fabricating the same
US6790697B2 (en) 1994-09-28 2004-09-14 Nippon Telegraph And Telephone Corporation Optical semiconductor device and method of fabricating the same
JP2008109000A (ja) * 2006-10-27 2008-05-08 Rohm Co Ltd 半導体集積回路

Also Published As

Publication number Publication date
JPH0581180B2 (enExample) 1993-11-11
KR900008640A (ko) 1990-06-03
KR970003889B1 (ko) 1997-03-22
EP0317786A3 (en) 1991-01-16
EP0317786A2 (en) 1989-05-31

Similar Documents

Publication Publication Date Title
US5094973A (en) Trench pillar for wafer processing
US7871934B2 (en) Method for an integrated circuit contact
US4576900A (en) Integrated circuit multilevel interconnect system and method
US4617193A (en) Planar interconnect for integrated circuits
CN108520876B (zh) 集成电路存储器及其制备方法、半导体器件
US6486558B2 (en) Semiconductor device having a dummy pattern
US4541893A (en) Process for fabricating pedestal interconnections between conductive layers in an integrated circuit
JPH0648707B2 (ja) 半導体構造及びその製造方法
KR100328710B1 (ko) 인덕터 및 그의 제조방법
US8647949B2 (en) Structure and method of fabricating a transistor having a trench gate
US5932491A (en) Reduction of contact size utilizing formation of spacer material over resist pattern
US6441494B2 (en) Microelectronic contacts
JPH0645274A (ja) 集積回路においてコンタクトビアを製造する方法
JP2000349145A (ja) 半導体装置
US6337254B1 (en) Method of forming trench isolation structure with dummy active regions and overlying discriminately doped conduction layer
JPH01187944A (ja) 半導体材料に隔離構造を形成する方法
US5915201A (en) Trench surrounded metal pattern
US6150233A (en) Semiconductor device and method of manufacturing the same
EP0463330B1 (en) Iterative self-aligned contact metallization process
US4842991A (en) Self-aligned nonnested sloped via
US6316815B1 (en) Structure for isolating integrated circuits in semiconductor substrate and method for making it
CN113948475B (zh) 半导体结构及其制备方法
CN110896047A (zh) 浅沟槽隔离结构和半导体器件的制备方法
KR100289661B1 (ko) 반도체 소자의 제조방법
TWI905867B (zh) 形成用於先進半導體記憶體元件之承載訊號的導體及其接點之方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees