JPH01175023U - - Google Patents

Info

Publication number
JPH01175023U
JPH01175023U JP1988070513U JP7051388U JPH01175023U JP H01175023 U JPH01175023 U JP H01175023U JP 1988070513 U JP1988070513 U JP 1988070513U JP 7051388 U JP7051388 U JP 7051388U JP H01175023 U JPH01175023 U JP H01175023U
Authority
JP
Japan
Prior art keywords
delay
signal
circuit
signals
line circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1988070513U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988070513U priority Critical patent/JPH01175023U/ja
Publication of JPH01175023U publication Critical patent/JPH01175023U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Pulse Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案の一実施例の信号遅延回路の
構成を示すブロツク図である。第2図は、第1図
の実施例のデコード回路102および信号選択回
路104の回路例を示す回路図である。第3図は
、第1図の実施例のタイムチヤートである。第4
図は、本考案の他の実施例の信号遅延回路の構成
を示すブロツク図である。第5図は、第4図の実
施例のラツチ回路403と、信号選択回路104
の回路例を示す回路図である。第6図は、第4図
の実施例のタイムチヤートである。第7図は従来
の信号遅延回路のブロツク図である。 1……入力信号、2……デイレイライン回路、
3……遅延出力信号、4……遅延回路出力信号、
5……パツケージ、6……ストラツプ端子板、1
01……選択信号、102……デコード回路、1
03……デコード信号、104……信号選択回路
、21……アンドゲート、202……オアゲート
、401……選択信号、402……ラツチタイミ
ング信号、403……ラツチ回路、404……ラ
ツチ信号。
FIG. 1 is a block diagram showing the configuration of a signal delay circuit according to an embodiment of the present invention. FIG. 2 is a circuit diagram showing an example of the decoding circuit 102 and signal selection circuit 104 of the embodiment shown in FIG. FIG. 3 is a time chart of the embodiment shown in FIG. Fourth
The figure is a block diagram showing the configuration of a signal delay circuit according to another embodiment of the present invention. FIG. 5 shows the latch circuit 403 and signal selection circuit 104 of the embodiment of FIG.
FIG. 2 is a circuit diagram showing an example of the circuit. FIG. 6 is a time chart of the embodiment of FIG. 4. FIG. 7 is a block diagram of a conventional signal delay circuit. 1...Input signal, 2...Delay line circuit,
3...Delayed output signal, 4...Delay circuit output signal,
5...Package, 6...Strap terminal board, 1
01...Selection signal, 102...Decoding circuit, 1
03... Decode signal, 104... Signal selection circuit, 21... AND gate, 202... OR gate, 401... Selection signal, 402... Latch timing signal, 403... Latch circuit, 404... Latch signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 複数の遅延信号を出力するデイレイライン回路
と、該デイレイライン回路の遅延信号の内、所要
の遅延時間の遅延信号を選択する手段とを同一パ
ツケージに納めたことを特徴とした信号遅延回路
A signal delay circuit characterized in that a delay line circuit that outputs a plurality of delay signals and means for selecting a delay signal with a required delay time from among the delay signals of the delay line circuit are housed in the same package.
JP1988070513U 1988-05-27 1988-05-27 Pending JPH01175023U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988070513U JPH01175023U (en) 1988-05-27 1988-05-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988070513U JPH01175023U (en) 1988-05-27 1988-05-27

Publications (1)

Publication Number Publication Date
JPH01175023U true JPH01175023U (en) 1989-12-13

Family

ID=31295754

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988070513U Pending JPH01175023U (en) 1988-05-27 1988-05-27

Country Status (1)

Country Link
JP (1) JPH01175023U (en)

Similar Documents

Publication Publication Date Title
JPH02141135U (en)
JPH01175023U (en)
JPH01162392U (en)
JPH0326191U (en)
JPS62114536U (en)
JPS6356826U (en)
JPS61103969U (en)
JPS643329U (en)
JPS63178920U (en)
JPS6356827U (en)
JPS59114664U (en) synchronous circuit
JPS6418836U (en)
JPS6025240U (en) frequency conversion circuit
JPS60129800U (en) Sound addition device
JPS60132699U (en) integrated circuit
JPH0439740U (en)
JPS61124121U (en)
JPH02131791U (en)
JPS6324795U (en)
JPH0398532U (en)
JPS62201540U (en)
JPS62159027U (en)
JPS6429938U (en)
JPS61162140U (en)
JPH01135844U (en)