JPH0117178B2 - - Google Patents
Info
- Publication number
- JPH0117178B2 JPH0117178B2 JP55003435A JP343580A JPH0117178B2 JP H0117178 B2 JPH0117178 B2 JP H0117178B2 JP 55003435 A JP55003435 A JP 55003435A JP 343580 A JP343580 A JP 343580A JP H0117178 B2 JPH0117178 B2 JP H0117178B2
- Authority
- JP
- Japan
- Prior art keywords
- storage means
- next address
- control
- memory
- contents
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/264—Microinstruction selection based on results of processing
- G06F9/267—Microinstruction selection based on results of processing by instruction selection on output of storage
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US384179A | 1979-01-16 | 1979-01-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55116147A JPS55116147A (en) | 1980-09-06 |
JPH0117178B2 true JPH0117178B2 (enrdf_load_stackoverflow) | 1989-03-29 |
Family
ID=21707845
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP343580A Granted JPS55116147A (en) | 1979-01-16 | 1980-01-16 | Control memory |
Country Status (10)
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2077010B (en) * | 1980-06-02 | 1984-10-31 | Hitachi Ltd | Microprogramme control method and apparatus therefor |
JPS5748139A (en) * | 1980-09-04 | 1982-03-19 | Nec Corp | Microprogram control device |
DE3138971A1 (de) * | 1981-09-30 | 1983-04-21 | Siemens AG, 1000 Berlin und 8000 München | Mikroprogrammiertr prozessor und verfahren zu seinembetrieb |
US4685080A (en) * | 1982-02-22 | 1987-08-04 | International Business Machines Corp. | Microword generation mechanism utilizing separate programmable logic arrays for first and second microwords |
US4931989A (en) * | 1982-02-22 | 1990-06-05 | International Business Machines Corporation | Microword generation mechanism utilizing a separate programmable logic array for first microwords |
US4594661A (en) * | 1982-02-22 | 1986-06-10 | International Business Machines Corp. | Microword control system utilizing multiplexed programmable logic arrays |
US4575794A (en) * | 1982-02-22 | 1986-03-11 | International Business Machines Corp. | Clocking mechanism for multiple overlapped dynamic programmable logic arrays used in a digital control unit |
DE3214068A1 (de) * | 1982-04-16 | 1983-10-20 | VMEI Lenin, Sofia | Multiprozessor-rechenmaschine |
JPS5962953A (ja) * | 1982-10-04 | 1984-04-10 | Hitachi Ltd | マイクロプログラム制御装置 |
US4661901A (en) * | 1982-12-23 | 1987-04-28 | International Business Machines Corporation | Microprocessor control system utilizing overlapped programmable logic arrays |
DE3481023D1 (de) * | 1983-11-10 | 1990-02-15 | Fujitsu Ltd | Vom mikroprogramm gesteuertes system. |
GB2161001B (en) * | 1984-06-25 | 1988-09-01 | Rational | Distributed microcode address apparatus for computer |
JPS61170828A (ja) * | 1985-01-24 | 1986-08-01 | Hitachi Ltd | マイクロプログラム制御装置 |
FR2587516B1 (fr) * | 1985-09-13 | 1987-11-20 | Eurotechnique Sa | Sequenceur d'instructions pour microprocesseur a architecture en reseau |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3839705A (en) * | 1972-12-14 | 1974-10-01 | Gen Electric | Data processor including microprogram control means |
US3800293A (en) * | 1972-12-26 | 1974-03-26 | Ibm | Microprogram control subsystem |
US3953833A (en) * | 1974-08-21 | 1976-04-27 | Technology Marketing Incorporated | Microprogrammable computer having a dual function secondary storage element |
DE2621399A1 (de) * | 1975-05-29 | 1976-12-09 | Int Standard Electric Corp | Speichereinrichtung |
JPS53107250A (en) * | 1977-03-01 | 1978-09-19 | Sanyo Electric Co Ltd | Microprogram control system |
-
1979
- 1979-12-19 DE DE19792951040 patent/DE2951040A1/de active Granted
-
1980
- 1980-01-09 AU AU54498/80A patent/AU540233B2/en not_active Ceased
- 1980-01-10 BR BR8000169A patent/BR8000169A/pt not_active IP Right Cessation
- 1980-01-14 FR FR8000726A patent/FR2447062B1/fr not_active Expired
- 1980-01-15 CA CA000343714A patent/CA1139001A/en not_active Expired
- 1980-01-15 SE SE8000323A patent/SE449800B/sv not_active IP Right Cessation
- 1980-01-15 FI FI800118A patent/FI74355C/fi not_active IP Right Cessation
- 1980-01-15 IT IT67052/80A patent/IT1128852B/it active
- 1980-01-16 JP JP343580A patent/JPS55116147A/ja active Granted
- 1980-01-16 GB GB8001430A patent/GB2046963B/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
FI74355C (fi) | 1988-01-11 |
DE2951040A1 (de) | 1980-07-24 |
SE8000323L (sv) | 1980-07-17 |
FR2447062A1 (fr) | 1980-08-14 |
FI800118A7 (fi) | 1980-07-17 |
JPS55116147A (en) | 1980-09-06 |
SE449800B (sv) | 1987-05-18 |
IT1128852B (it) | 1986-06-04 |
FI74355B (fi) | 1987-09-30 |
AU5449880A (en) | 1980-07-24 |
CA1139001A (en) | 1983-01-04 |
FR2447062B1 (fr) | 1987-03-20 |
DE2951040C2 (enrdf_load_stackoverflow) | 1990-10-25 |
BR8000169A (pt) | 1980-10-21 |
AU540233B2 (en) | 1984-11-08 |
IT8067052A0 (it) | 1980-01-15 |
GB2046963B (en) | 1983-09-01 |
GB2046963A (en) | 1980-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4654781A (en) | Byte addressable memory for variable length instructions and data | |
US4118773A (en) | Microprogram memory bank addressing system | |
US4899272A (en) | Addressing multiple types of memory devices | |
JPH0117178B2 (enrdf_load_stackoverflow) | ||
US4467415A (en) | High-speed microprogram control apparatus with decreased control storage requirements | |
US8341328B2 (en) | Method and system for local memory addressing in single instruction, multiple data computer system | |
US5412785A (en) | Microprogrammed data processor which includes a microsequencer in which a next microaddress output of a microROM is connected to the or-plane of an entry PLA | |
US4901235A (en) | Data processing system having unique multilevel microcode architecture | |
US20030200378A1 (en) | Providing a register file memory with local addressing in a SIMD parallel processor | |
JPH0318210B2 (enrdf_load_stackoverflow) | ||
US3958221A (en) | Method and apparatus for locating effective operand of an instruction | |
EP0028472B1 (en) | Digital computer having programmable structure | |
KR19980069757A (ko) | 마이크로프로세서 및 멀티프로세서 시스템 | |
JPS61170828A (ja) | マイクロプログラム制御装置 | |
US4685080A (en) | Microword generation mechanism utilizing separate programmable logic arrays for first and second microwords | |
EP0035334B1 (en) | Data processing system with two level microprogramming | |
JPS5822450A (ja) | マイクロプログラムされたデ−タ処理システム | |
JPH0640303B2 (ja) | デ−タ処理装置 | |
KR100385493B1 (ko) | 재구성가능한프로그램상태워드를갖는마이크로콘트롤러 | |
US5564057A (en) | Microprocessor architecture which facilitates input/output utilizing pairs of registers which the same address | |
KR960013358B1 (ko) | 비트 슬라이스 프로세서용 레지스터 파일 | |
GB2108737A (en) | Byte addressable memory for variable length instructions and data | |
US4931989A (en) | Microword generation mechanism utilizing a separate programmable logic array for first microwords | |
US4152778A (en) | Digital computer memory | |
US4404629A (en) | Data processing system with latch for sharing instruction fields |