JPH0117176B2 - - Google Patents
Info
- Publication number
- JPH0117176B2 JPH0117176B2 JP57111446A JP11144682A JPH0117176B2 JP H0117176 B2 JPH0117176 B2 JP H0117176B2 JP 57111446 A JP57111446 A JP 57111446A JP 11144682 A JP11144682 A JP 11144682A JP H0117176 B2 JPH0117176 B2 JP H0117176B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- flip
- output signal
- flop circuit
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
- H03M7/42—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code using table look-up for the coding or decoding process, e.g. using read-only memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10527—Audio or video recording; Data buffering arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
- G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Theoretical Computer Science (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11144682A JPS593548A (ja) | 1982-06-30 | 1982-06-30 | 可変長符号の符号変換回路 |
| CA000431197A CA1211219A (en) | 1982-06-30 | 1983-06-27 | Digital data code conversion circuit for variable- word-length data code |
| DE8383303732T DE3380833D1 (en) | 1982-06-30 | 1983-06-28 | Digital data code conversion circuit for variable-word-length data code |
| EP83303732A EP0098153B1 (en) | 1982-06-30 | 1983-06-28 | Digital data code conversion circuit for variable-word-length data code |
| US06/509,398 US4593267A (en) | 1982-06-30 | 1983-06-30 | Digital data code conversion circuit for variable-word-length data code |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11144682A JPS593548A (ja) | 1982-06-30 | 1982-06-30 | 可変長符号の符号変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS593548A JPS593548A (ja) | 1984-01-10 |
| JPH0117176B2 true JPH0117176B2 (enExample) | 1989-03-29 |
Family
ID=14561402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11144682A Granted JPS593548A (ja) | 1982-06-30 | 1982-06-30 | 可変長符号の符号変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS593548A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04257939A (ja) * | 1991-02-13 | 1992-09-14 | Tokyo Electric Co Ltd | データ処理装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3818203A (en) * | 1973-08-27 | 1974-06-18 | Honeywell Inc | Matrix shifter |
| JPS584374B2 (ja) * | 1976-08-06 | 1983-01-26 | 富士通株式会社 | デ−タ転送処理方式 |
-
1982
- 1982-06-30 JP JP11144682A patent/JPS593548A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS593548A (ja) | 1984-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5428627A (en) | Method and apparatus for initializing an ECC circuit | |
| US4031515A (en) | Apparatus for transmitting changeable length records having variable length words with interspersed record and word positioning codes | |
| US4213176A (en) | System and method for increasing the output data throughput of a computer | |
| US4593393A (en) | Quasi parallel cyclic redundancy checker | |
| US4963867A (en) | Apparatus for packing parallel data words having a variable width into parallel data words having a fixed width | |
| US4885584A (en) | Serializer system with variable character length capabilities | |
| US4945518A (en) | Line memory for speed conversion | |
| JPH01182992A (ja) | 半導体記憶装置 | |
| JPS6364413A (ja) | 逐次近似レジスタ | |
| US4755817A (en) | Data transmission system having transmission intervals which are adjustable for data words of various lengths | |
| JPH0117176B2 (enExample) | ||
| JPH0234038A (ja) | データ圧縮装置 | |
| US4160236A (en) | Feedback shift register | |
| US4031516A (en) | Transmission data processing device | |
| US4201980A (en) | GCR Data write control apparatus | |
| US4878058A (en) | Multi-protocol data conversion | |
| US6038692A (en) | Error correcting memory system | |
| US4125897A (en) | High speed pulse interpolator | |
| US4424730A (en) | Electronic musical instrument | |
| JPS58170117A (ja) | 直列並列・並列直列変換回路 | |
| US5910783A (en) | Pseudo barrel shifting for entropy encoding | |
| JPH01314023A (ja) | ディジタル信号処理回路 | |
| JPS5758280A (en) | Method for making memory address | |
| JPS6349809B2 (enExample) | ||
| KR0140637B1 (ko) | 개선된 시프트 레지스터 |