JPH01166536A - Mos type semiconductor device - Google Patents

Mos type semiconductor device

Info

Publication number
JPH01166536A
JPH01166536A JP32570187A JP32570187A JPH01166536A JP H01166536 A JPH01166536 A JP H01166536A JP 32570187 A JP32570187 A JP 32570187A JP 32570187 A JP32570187 A JP 32570187A JP H01166536 A JPH01166536 A JP H01166536A
Authority
JP
Japan
Prior art keywords
type
gate electrode
gate
semiconductor integrated
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP32570187A
Other languages
Japanese (ja)
Inventor
Masayuki Karasawa
唐澤 眞之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP32570187A priority Critical patent/JPH01166536A/en
Publication of JPH01166536A publication Critical patent/JPH01166536A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118Masterslice integrated circuits
    • H01L27/11803Masterslice integrated circuits using field effect technology
    • H01L27/11807CMOS gate arrays

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

PURPOSE:To realize a diode element with the gate electrode of a basic cell of a gate array of a semiconductor integrated circuit by providing terminal leading port at the gate electrodes of P- and N-type MOSFETs in contact with one another. CONSTITUTION:The P-type polysilicon gate electrode 101 of a P-type MOSFET 102 is brought into contact with the N-type polysilicon gate electrode 103 of an N-type MOSFET 104, thereby forming the basic cell of the gate array of a semiconductor integrated circuit. Further, contact holes 105 and terminal leading ports 106 made of aluminum are formed at the electrodes 101, 103. Thus, since the gate electrodes 101, 103 are surrounded by an insulator, a pure diode element having no parasitic diode is realized, and it is effective to associate an analog circuit in the gate array.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、MO8型半導体装置に関し、特に半導体集積
回路のゲートアレイのベーシックセルのゲート電極での
ダイオード素子の実現に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an MO8 type semiconductor device, and particularly to the realization of a diode element in a gate electrode of a basic cell of a gate array of a semiconductor integrated circuit.

〔従来の技術〕[Conventional technology]

従来の半導体集積回路のゲートアレイのベーシックセル
においては、寄生ダイオードが存在しない純粋なダイオ
ード素子が組み込まれたものはなかった。また、従来の
半導体集積回路のゲートアレイのベーシックセルの大半
は、ゲート電極の極性が同じである同極性のポリシリコ
ンをゲート電極材料としたP型MO3?ETとN型M″
osFFXTとにより構成されていた。
No conventional basic cell of a gate array of a semiconductor integrated circuit incorporates a pure diode element without a parasitic diode. In addition, most of the basic cells of gate arrays of conventional semiconductor integrated circuits are P-type MO3? whose gate electrodes are made of polysilicon with the same polarity as the gate electrode material. ET and N type M''
It was composed of osFFXT.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

今日、半導体集積回路のゲートアレイにおいて、ゲート
アレイ内部にアナログ回路を組み込む傾向が著しく、ま
た、アナログ回路においてはその大半にダイオード素子
が不可決なものとなっており、ゲートアレイ内部にダイ
オード素子を組み込む必要性が高まっている。ひいては
、ゲートアレイ内部のベーシックセルのゲー)?4を極
において、ダイオード素子を実現することができれば、
ゲート電極は絶縁物によって囲まれている為、寄生ダイ
オード等の問題もなく、純粋にダイオード素子として利
用することができる。
Today, in gate arrays of semiconductor integrated circuits, there is a remarkable tendency to incorporate analog circuits inside the gate array, and in addition, diode elements have become essential in most of the analog circuits. There is an increasing need to incorporate By extension, the basic cells inside the gate array)? If it is possible to realize a diode element using 4 as a pole,
Since the gate electrode is surrounded by an insulator, it can be used purely as a diode element without problems such as parasitic diodes.

しかし、前述の従来のゲート電極の極性が同じである同
極性のポリシリシンをゲート電極材料としたP型M石5
IFI!tTとN型M万SνETによって構成されてい
た半導体集積回路のゲートアレイのベーシックセルにお
いては、ゲート電極でダイオード素子を構成することが
できなかった。
However, the P-type M stone 5 uses polysilisine of the same polarity as the gate electrode material of the conventional gate electrode described above.
IFI! In a basic cell of a gate array of a semiconductor integrated circuit, which is constituted by tT and N-type M10,000SvET, a diode element cannot be constituted by the gate electrode.

そこで、本発明は以上の如き種々の事情に鑑みなされた
もので、その目的とするところは、半導体集積回路のゲ
ートアレイのベーシックセルのゲート電極でのダイオー
ド素子の実現にある。
SUMMARY OF THE INVENTION The present invention was developed in view of the various circumstances described above, and its object is to realize a diode element in a gate electrode of a basic cell of a gate array of a semiconductor integrated circuit.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のMOS型半導体装置は、 α)半導体集積回路のゲートアレイにおいて、b)P型
ポリシリコンをゲート電極材料とするP型MO3IFE
Tと、N型ポリシリコンをゲート電極材料とするN型M
石5FETとを含み、かつ、前記P型M百5IFI!i
Tのゲート電極と、前記N型MO8IFKTのゲート電
極とが接していることから成るベーシックセルな有し、 C)かつ、少なくともひとつの前記ベーシックセルにお
いて、前記P型Mで5IFETのゲート電極と、前記N
型MO8IFETのゲート電極とに端子取り出し口を設
けたことを特徴とする。
The MOS type semiconductor device of the present invention includes α) a gate array of a semiconductor integrated circuit, b) a P-type MO3IFE using P-type polysilicon as a gate electrode material;
T, and N-type M whose gate electrode material is N-type polysilicon.
5FETs, and the P-type M15IFI! i
C) and in at least one of the basic cells, the gate electrode of the P-type M5IFKT is in contact with the gate electrode of the N-type MO8IFKT; Said N
It is characterized by providing a terminal outlet at the gate electrode of the MO8IFET.

〔実施例〕〔Example〕

第1図に、本発明のMO8型半導体装置の基本的な実施
例の平面図を示す。
FIG. 1 shows a plan view of a basic embodiment of an MO8 type semiconductor device of the present invention.

斜めハツチ部により示される101は、P型ポリシリコ
ンゲート電極であり、1o2は、前記101をゲート電
極としてP型M百8?]!f’l’を形成する。クロス
ハツチ部により示される103は、N型ポリシリコンゲ
ート電極であり、104は、前記104をゲート電極と
し0型MO871Tを形成する。前記102の101と
104の103を接することで、半導体集積回路のゲー
トアレイのベーシックセルな形成する。さらに、前記1
02の101と104の103とに、105のコンタク
トホールと106のアルミとにより端子取り出し口を設
ける。
101 indicated by the diagonal hatch is a P-type polysilicon gate electrode, and 1o2 is a P-type M18? with 101 as the gate electrode. ]! form f'l'. Reference numeral 103 indicated by a crosshatch is an N-type polysilicon gate electrode, and reference numeral 104 forms a 0-type MO871T using the above-mentioned 104 as a gate electrode. By touching 101 of 102 and 103 of 104, a basic cell of a gate array of a semiconductor integrated circuit is formed. Furthermore, the above 1
A terminal outlet is provided at 101 of 02 and 103 of 104 by a contact hole 105 and aluminum 106.

この結果、半導体集積回路のゲートアレイのベーシック
セルのゲート電極でダイオード素子を実現できる。
As a result, a diode element can be realized using the gate electrode of a basic cell in a gate array of a semiconductor integrated circuit.

以上、基本的な実施例について説明をしたが、上記実施
例に限らず、ベーシックセルの形を変えた場合において
も同様な事が言え、さらに、ゲート電極以外に配線に使
用するポリシリコンにおいても、P型ポリシリコンとN
型ポリシリコンを接したポリシリコンを適用し、端子取
り出し口を設けることにより同様な事が言える。
The basic embodiments have been explained above, but the same applies not only to the above embodiments but also when the shape of the basic cell is changed.Furthermore, the same applies to polysilicon used for wiring other than gate electrodes. , P-type polysilicon and N
The same thing can be said by applying polysilicon in contact with mold polysilicon and providing a terminal outlet.

〔発明の効果〕〔Effect of the invention〕

本発明の効果は、半導体集積回路のゲートアレイにおい
て、前述の機なベーシックセルを適用し、ゲート電極に
端子取り出し口を設けることによりベーシックセルのゲ
ート電極でダイオード素子を実現することができる。こ
の結果、ゲート電極は絶縁物によって囲まれている為、
寄生ダイオードの存在しない純粋なダイオード素子を実
現することができ、前記ダイオード素子は、ゲートアレ
イ内部にアナログ回路を組み込む際に有効なものとなっ
た。
The effect of the present invention is that by applying the above-described sophisticated basic cell to a gate array of a semiconductor integrated circuit and providing a terminal outlet in the gate electrode, a diode element can be realized with the gate electrode of the basic cell. As a result, the gate electrode is surrounded by an insulator, so
A pure diode element without any parasitic diodes can be realized, and the diode element becomes effective when incorporating an analog circuit inside a gate array.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明のMOB型半導体装置の基本的が実施
例を示す平面図。 101・・・・・・P型ポリシリコンゲート電極(斜め
ハツチ部) 102 ・−・・・P型MO8?ET 103・・・・・・N型ポリシリコンゲート′Di極(
クロスハツチ部) 104・・・・・・N型MO5PET 105・・・・・・コンタクトホール 106・・・・・・アルミ 以上 出願人 セイコーエプソン株式会社 第1図
FIG. 1 is a plan view showing a basic embodiment of the MOB type semiconductor device of the present invention. 101...P-type polysilicon gate electrode (diagonal hatch part) 102...P-type MO8? ET 103...N-type polysilicon gate 'Di pole (
Cross hatch part) 104... N type MO5PET 105... Contact hole 106... Aluminum or above Applicant Seiko Epson Corporation Figure 1

Claims (1)

【特許請求の範囲】[Claims] (1)a)半導体集積回路のゲートアレイにおいて、 b)P型ポリシリコンをゲート電極材料とするP型M@
O@STETと、N型ポリシリコンをゲート電極材料と
するN型M@O@SFETとを含み、かつ、前記P型M
@O@SFETのゲート電極と、前記N型M@O@SF
ETのゲート電極とが接していることから成るベーシッ
クセルを有し、 c)かつ、少なくともひとつの前記ベーシックセルにお
いて、前記P型M@O@SFETのゲート電極と、前記
N型M@O@SFETのゲート電極とに端子取り出し口
を設けたことを特徴とするM@O@S型半導体装置。
(1) a) In a gate array of a semiconductor integrated circuit, b) P-type M@ with P-type polysilicon as the gate electrode material
O@STET and N-type M@O@SFET using N-type polysilicon as a gate electrode material, and the P-type M
The gate electrode of @O@SFET and the N-type M@O@SF
c) and in at least one of the basic cells, the gate electrode of the P-type M@O@SFET and the N-type M@O@SFET are in contact with each other; An M@O@S type semiconductor device characterized in that a terminal outlet is provided at the gate electrode of an SFET.
JP32570187A 1987-12-23 1987-12-23 Mos type semiconductor device Pending JPH01166536A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32570187A JPH01166536A (en) 1987-12-23 1987-12-23 Mos type semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32570187A JPH01166536A (en) 1987-12-23 1987-12-23 Mos type semiconductor device

Publications (1)

Publication Number Publication Date
JPH01166536A true JPH01166536A (en) 1989-06-30

Family

ID=18179744

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32570187A Pending JPH01166536A (en) 1987-12-23 1987-12-23 Mos type semiconductor device

Country Status (1)

Country Link
JP (1) JPH01166536A (en)

Similar Documents

Publication Publication Date Title
JPS55156370A (en) Manufacture of semiconductor device
GB920630A (en) Improvements in the fabrication of semiconductor elements
KR860009489A (en) Semiconductor integrated circuit device and manufacturing method thereof
JPH01166536A (en) Mos type semiconductor device
JPH04267551A (en) Thin film transistor
JP2548382B2 (en) CMOS analog crosspoint switch matrix
JPH0254969A (en) Mos type semiconductor device
JPH0513759A (en) Mis transistor
JPH04103161A (en) Semiconductor device with bipolar transistor and insulated gate transistor mixedly mounted thereon
JPH01216568A (en) Mos type semiconductor device
JPS62104070A (en) Semiconductor device
JPH03149878A (en) Basic cell circuit
JPH02270373A (en) Basic cell circuit
JPH03104158A (en) Cmos type semiconductor device
JPH03203380A (en) Protecting device for vertical type mos field effect transistor
JPS5637676A (en) Field effect type semiconductor switching device
JPH03155669A (en) Gate array device
JPH01114079A (en) Semiconductor device
KR870004531A (en) integrated circuit
JPH11274490A (en) Mosfet
KR960019785A (en) MOS semiconductor device
JPH0319285A (en) Mos type semiconductor device
JPH0286166A (en) Multi-threshold value gate array device
JPH0440867B2 (en)
JPH02283074A (en) Semiconductor integrated circuit device