JPH01144868A - Special effect generator - Google Patents

Special effect generator

Info

Publication number
JPH01144868A
JPH01144868A JP30514787A JP30514787A JPH01144868A JP H01144868 A JPH01144868 A JP H01144868A JP 30514787 A JP30514787 A JP 30514787A JP 30514787 A JP30514787 A JP 30514787A JP H01144868 A JPH01144868 A JP H01144868A
Authority
JP
Japan
Prior art keywords
converter
special effect
latch circuit
conversion rules
ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30514787A
Other languages
Japanese (ja)
Inventor
Yuriko Onishi
由利子 大西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP30514787A priority Critical patent/JPH01144868A/en
Publication of JPH01144868A publication Critical patent/JPH01144868A/en
Pending legal-status Critical Current

Links

Landscapes

  • Studio Circuits (AREA)

Abstract

PURPOSE:To add an arbitrary special effect to a video signal without any modification on hardware by generating a special effect based on a conversion convention stored in a floppy disk. CONSTITUTION:The conversion convention to convert a video input and to add a special effect is stored in a floppy disk 8, and transferred from the disk 8 to a RAM 4. A video input 1 is encoded by an A/D converter 2 and transmitted to the RAM 4 as address data via a latch circuit 3. Accordingly, data on the address in the RAM 4 corresponding to this address data is supplied to a D/A converter 6 via the latch 5, and outputted as a video output 7. By thus outputting data in ascendant steps for a certain input address, a special effect, i.e., an oil-paint-like picture with suppressed gradations can be generated.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は特殊効果発生装置に関し、特にテレビジランの
スタジオ装置(おいて映像信号に特殊効果を付与する特
殊効果発生装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a special effect generating device, and more particularly to a special effect generating device for imparting special effects to video signals in television studio equipment.

〔従来の技術〕[Conventional technology]

従来、この種の特殊効果発生装置は、特殊効果を作成す
る為の変換がハードウェア構成で行なわれ、しかもある
特定の特殊効果のみを対象とする変換規則を対象として
実施するように限定されていた。
Conventionally, in this type of special effect generation device, the conversion to create special effects is performed using a hardware configuration, and furthermore, the conversion rules for creating special effects are limited to implementation. Ta.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の特殊効果発生装置は、ハードウェア構成
で行っているため、ハードウェアの変換を行ない変換規
則を変えない限り多くの新しい特殊効果が生成できない
という欠点がある。
Since the above-described conventional special effect generating apparatus uses a hardware configuration, it has the disadvantage that many new special effects cannot be generated unless the hardware is converted and the conversion rules are changed.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の特殊効果発生装置は、映像信号をデジタル化す
るA−Dコンバータと、このA−Dコンバータの出力を
予め設定した特殊効果発生用の変換規則にもとづいて変
換する為のメモリと、このメモリに提供する前記変換規
則を予め記憶したフロッピディスクと、前記変換規則に
よって変換されたデジタル信号を映像信号に戻すD−A
コンバータと、前記フロッピディスクから前記メモリに
変換規則を記憶する期間は映像信号のデジタル化を一時
禁止する為の第1のラッチ回路と、前記一時禁止する期
間映像信号の出力を禁止する為の第2のラッチ回路と、
前記メモリに対する変換規則の記憶処理ならびに第1お
よび第2のラッチ回路の動作を制御するCPUとを備え
て構成される。
The special effect generation device of the present invention includes an A-D converter that digitizes a video signal, a memory that converts the output of this A-D converter based on a preset conversion rule for generating special effects, and A floppy disk that stores the conversion rules in advance to be provided to a memory, and a D-A that converts the digital signal converted according to the conversion rules into a video signal.
the converter, a first latch circuit for temporarily prohibiting digitization of the video signal during the period of storing conversion rules from the floppy disk to the memory, and a first latch circuit for prohibiting output of the video signal during the temporary prohibition period. 2 latch circuit,
It is configured to include a CPU that controls storage processing of conversion rules in the memory and operations of the first and second latch circuits.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

第1図の実施例は、ビデオ人力lをディジタル化するA
−1) =r yルータ2.A−]):yyパー/2に
よってディジタル化されたビデオ出力を一時留保する第
1のラッチ回路としてのラッチ回路3、ラッチ回路3の
出力を予め設定した変換規則で変換するRAM4.RA
M 4の出力を一時留保する第2のラッチ回路としての
ラッチ回路5、ラッチ回路5の出力をアナログ化しビデ
オ出カフを出力するD−Aコンバータ6、RAM4に提
供する変換規則を格納するフロッピーディスク8、なら
びにラッチ回路3,5およびフロッピーディスク8の動
作ならびにRAM 4に対する書込み/読出し動作を制
御するCPU 9を備えて構成される。
The embodiment of FIG.
-1) =ry router2. A-]): A latch circuit 3 serving as a first latch circuit that temporarily reserves the video output digitized by yy par/2, and a RAM 4 that converts the output of the latch circuit 3 according to a preset conversion rule. R.A.
A latch circuit 5 as a second latch circuit that temporarily reserves the output of M4, a D-A converter 6 that converts the output of the latch circuit 5 into analog and outputs a video output cuff, and a floppy disk that stores conversion rules to be provided to the RAM 4. 8, and a CPU 9 that controls the operations of the latch circuits 3 and 5 and the floppy disk 8, as well as the write/read operations for the RAM 4.

次に、実施例の動作について説明する。Next, the operation of the embodiment will be explained.

ビデオ入力を変換し、特殊効果を付与する為の変換規則
は、予めフロッピーディスク8に格納され%70ッピー
ディスク8からRAM 4へ転送される。この転送期間
中は、映像信号としてのビデオ人力lがA−Dコンバー
タ2からRAM 4へ出力されるのをラッチ回路3によ
りて禁止する。又。
Conversion rules for converting video input and adding special effects are stored in advance on a floppy disk 8 and transferred from the floppy disk 8 to the RAM 4. During this transfer period, the latch circuit 3 prohibits the video signal 1 as a video signal from being output from the A-D converter 2 to the RAM 4. or.

ビデオ出カフを出力しない為にCPU 9からクリアパ
ルスをラッチ回路5へ供給する。
In order not to output the video output, a clear pulse is supplied from the CPU 9 to the latch circuit 5.

ビデオ人力1は、A−Dコンバータ2によって符号化さ
れラッチ回路3を介してRAM 4ヘアドレスデータと
して送られる。このアドレスデータによって、RAM 
4の該当するアドレス上のデータがラッチ5を介してD
−Aコンバータロに供給され、ビデオ出カフとして出力
される。
The video input 1 is encoded by the A-D converter 2 and sent as address data to the RAM 4 via the latch circuit 3. With this address data, the RAM
The data on the corresponding address of 4 is transferred to D via latch 5.
-A converter and output as a video output cuff.

第2図及び第3図はそれぞれSRAM 4に転送する変
換規則データの第1及び第2例を示す特性図である。第
2図の様に一定の入力アドレス九対し、実線で示すよう
な階段状のデータとして出力すると階調をおさえた油絵
の様な特殊効果を生成できる。
FIGS. 2 and 3 are characteristic diagrams showing first and second examples of conversion rule data transferred to the SRAM 4, respectively. As shown in FIG. 2, by outputting step-like data as shown by solid lines for nine fixed input addresses, a special effect resembling an oil painting with suppressed gradation can be generated.

又、入力アドレスに対しfaB図の実線のような逆転し
たデータを出力すると、輝度(白黒)が反転した特殊効
果を生成でき、これらの他に所望の特殊効果発生用の変
換規則データが予めフロッピーディスク81C格納され
、CPU 9の内蔵プログラムの制御のもとにRAM4
.lC提供される。
Also, by outputting inverted data such as the solid line in the faB diagram for the input address, a special effect in which the brightness (black and white) is inverted can be generated. It is stored in the disk 81C, and is stored in the RAM 4 under the control of the built-in program of the CPU 9.
.. IC provided.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、フロッピディスクに記憶
された変換規則に基づいて特殊効果を生成せしめること
により、任意の特殊効果をハードウェアの変更を伴なう
ことなく映像信号に付与することができるという効果が
ある。
As explained above, the present invention makes it possible to add arbitrary special effects to video signals without changing the hardware by generating special effects based on conversion rules stored on a floppy disk. There is an effect that it can be done.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例のブロック図、第2図は変換
規則データの第一例を示す特性図、第3図は変換規則デ
ータの第二例を示す特性図である。 1・・・・・・ビデオ入力% 2・・・・・・A−Dコ
ンバータ。 3.5・・・・・・ラッチ回路、4・・・・・・RAM
、6・・・・・・D−Aコンバータ、7・・・・・・ビ
デオ出力、8・・・・・・フロッピーディスク、9・・
・・・・CPU。 代理人 弁理士  内 原   晋 。
FIG. 1 is a block diagram of an embodiment of the present invention, FIG. 2 is a characteristic diagram showing a first example of conversion rule data, and FIG. 3 is a characteristic diagram showing a second example of conversion rule data. 1...Video input% 2...A-D converter. 3.5...Latch circuit, 4...RAM
, 6...D-A converter, 7...video output, 8...floppy disk, 9...
...CPU. Agent: Susumu Uchihara, patent attorney.

Claims (1)

【特許請求の範囲】[Claims] 映像信号をデジタル化するA−Dコンバータと、このA
−Dコンバータの出力を予め設定した特殊効果発生用の
変換規則にもとづいて変換する為のメモリと、このメモ
リに提供する前記変換規則を予め記憶したフロッピディ
スクと、前記変換規則によって変換されたデジタル信号
を映像信号に戻すD−Aコンバータと、前記フロッピデ
ィスクから前記メモリに変換規則を記憶する期間は映像
信号のデジタル化を一時禁止する為の第1のラッチ回路
と、前記一時禁止する期間映像信号の出力を禁止する為
の第2のラッチ回路と、前記メモリに対する変換規則の
記憶処理ならびに第1および第2のラッチ回路の動作を
制御するCPUとを備えて成ることを特徴とする特殊効
果発生装置。
An A-D converter that digitizes video signals and this A-D converter
- a memory for converting the output of the D converter based on preset conversion rules for generating special effects, a floppy disk that stores the conversion rules in advance to be provided to this memory, and a digital converter converted according to the conversion rules; a D-A converter for converting the signal into a video signal; a first latch circuit for temporarily inhibiting digitization of the video signal during the period of storing conversion rules from the floppy disk to the memory; and a first latch circuit for temporarily prohibiting digitization of the video signal; A special effect characterized by comprising: a second latch circuit for inhibiting the output of a signal; and a CPU for storing conversion rules in the memory and controlling operations of the first and second latch circuits. Generator.
JP30514787A 1987-12-01 1987-12-01 Special effect generator Pending JPH01144868A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30514787A JPH01144868A (en) 1987-12-01 1987-12-01 Special effect generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30514787A JPH01144868A (en) 1987-12-01 1987-12-01 Special effect generator

Publications (1)

Publication Number Publication Date
JPH01144868A true JPH01144868A (en) 1989-06-07

Family

ID=17941639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30514787A Pending JPH01144868A (en) 1987-12-01 1987-12-01 Special effect generator

Country Status (1)

Country Link
JP (1) JPH01144868A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008033649A1 (en) * 2006-09-15 2008-03-20 Microsoft Corporation Adding video effects for video enabled applications

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008033649A1 (en) * 2006-09-15 2008-03-20 Microsoft Corporation Adding video effects for video enabled applications
US8954851B2 (en) 2006-09-15 2015-02-10 Microsoft Corporation Adding video effects for video enabled applications

Similar Documents

Publication Publication Date Title
JPS61148488A (en) Display controller
KR950033953A (en) Image generation method and image generation device
JPH01144868A (en) Special effect generator
JPS61208578A (en) Image forming device
JP2754589B2 (en) Digital gamma correction circuit
KR100710287B1 (en) Apparatus for conversing format with luminance and chroma signal processing
JPS63314988A (en) Video rate color extracting device
JPS63108379A (en) Contrast converter
JPS63289588A (en) Image display device
KR940000851Y1 (en) Image data transformer
JPH0553569A (en) Data converting circuit for still picture system
JP2938107B2 (en) Pattern recognition device
JPH06153168A (en) Scanning converter
JP2661343B2 (en) Image special effect device and address generating circuit for image special effect device
JPS61175676A (en) Image display circuit
JPS63207292A (en) Chrominance signal converter
JP4826022B2 (en) Image processing circuit and image processing system
JP3052423B2 (en) Special effect generator for digital video signals
JPH04876A (en) Device for giving special effect to picture
JPH01103075A (en) Character picture forming method
JPS6356694A (en) Color converter
JPS5897085A (en) Video character signal generator
JPS6135072A (en) Picture processing system
JPS59128882A (en) Pcm device of video signal
JPS60153089A (en) Digital multicolor converter