JPH0113657B2 - - Google Patents
Info
- Publication number
- JPH0113657B2 JPH0113657B2 JP54124961A JP12496179A JPH0113657B2 JP H0113657 B2 JPH0113657 B2 JP H0113657B2 JP 54124961 A JP54124961 A JP 54124961A JP 12496179 A JP12496179 A JP 12496179A JP H0113657 B2 JPH0113657 B2 JP H0113657B2
- Authority
- JP
- Japan
- Prior art keywords
- node
- potential
- transistor
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 20
- 230000003111 delayed effect Effects 0.000 claims description 13
- 239000003990 capacitor Substances 0.000 claims description 8
- 230000001747 exhibiting effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 8
- 230000009467 reduction Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000002579 anti-swelling effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Dram (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12496179A JPS5648715A (en) | 1979-09-28 | 1979-09-28 | Delay signal generating circuit |
EP80105855A EP0027905B1 (en) | 1979-09-28 | 1980-09-26 | Delay signal generating circuit |
DE8080105855T DE3066849D1 (en) | 1979-09-28 | 1980-09-26 | Delay signal generating circuit |
US06/191,622 US4388538A (en) | 1979-09-28 | 1980-09-29 | Delay signal generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12496179A JPS5648715A (en) | 1979-09-28 | 1979-09-28 | Delay signal generating circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5648715A JPS5648715A (en) | 1981-05-02 |
JPH0113657B2 true JPH0113657B2 (US08197722-20120612-C00042.png) | 1989-03-07 |
Family
ID=14898498
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12496179A Granted JPS5648715A (en) | 1979-09-28 | 1979-09-28 | Delay signal generating circuit |
Country Status (4)
Country | Link |
---|---|
US (1) | US4388538A (US08197722-20120612-C00042.png) |
EP (1) | EP0027905B1 (US08197722-20120612-C00042.png) |
JP (1) | JPS5648715A (US08197722-20120612-C00042.png) |
DE (1) | DE3066849D1 (US08197722-20120612-C00042.png) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0048922B1 (en) * | 1980-09-26 | 1986-04-23 | Kabushiki Kaisha Toshiba | Dynamic signal generation circuit |
US4472644A (en) * | 1981-12-10 | 1984-09-18 | Mostek Corporation | Bootstrapped clock driver including delay means |
JPS58121195A (ja) * | 1982-01-13 | 1983-07-19 | Nec Corp | プリチヤ−ジ信号発生回路 |
JPS58181319A (ja) * | 1982-04-19 | 1983-10-24 | Hitachi Ltd | タイミング発生回路 |
JPS594223A (ja) * | 1982-06-30 | 1984-01-11 | Fujitsu Ltd | クロツク発生回路 |
US4503345A (en) * | 1982-07-02 | 1985-03-05 | Rockwell International Corporation | MOS/LSI Time delay circuit |
US4529889A (en) * | 1982-11-15 | 1985-07-16 | At&T Bell Laboratories | Sense amplifier latch voltage waveform generator circuit |
EP0127639A1 (en) * | 1982-12-03 | 1984-12-12 | Motorola, Inc. | Clock driver circuit |
DE3371961D1 (en) * | 1983-05-27 | 1987-07-09 | Itt Ind Gmbh Deutsche | Mos push-pull bootstrap driver |
JPS6298915A (ja) * | 1985-10-25 | 1987-05-08 | Toshiba Corp | 高電位保持回路 |
JPS62239399A (ja) * | 1986-04-09 | 1987-10-20 | Nec Corp | 信号発生装置 |
US4689505A (en) * | 1986-11-13 | 1987-08-25 | Microelectronics And Computer Technology Corporation | High speed bootstrapped CMOS driver |
US4812688A (en) * | 1987-12-30 | 1989-03-14 | International Business Machines Corporation | Transistor delay circuits |
JP3071312B2 (ja) * | 1992-07-22 | 2000-07-31 | 株式会社 沖マイクロデザイン | データアウトバッファ回路 |
DE19917585C2 (de) * | 1999-04-19 | 2002-10-24 | Siemens Ag | Fanghilfe in Phasenregelkreisen mit integralem Loopfilter |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3898479A (en) * | 1973-03-01 | 1975-08-05 | Mostek Corp | Low power, high speed, high output voltage fet delay-inverter stage |
DE2553517C3 (de) * | 1975-11-28 | 1978-12-07 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verzögerungsschaltung mit Feldeffekttransistoren |
US4061933A (en) * | 1975-12-29 | 1977-12-06 | Mostek Corporation | Clock generator and delay stage |
-
1979
- 1979-09-28 JP JP12496179A patent/JPS5648715A/ja active Granted
-
1980
- 1980-09-26 EP EP80105855A patent/EP0027905B1/en not_active Expired
- 1980-09-26 DE DE8080105855T patent/DE3066849D1/de not_active Expired
- 1980-09-29 US US06/191,622 patent/US4388538A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE3066849D1 (en) | 1984-04-12 |
EP0027905A1 (en) | 1981-05-06 |
EP0027905B1 (en) | 1984-03-07 |
JPS5648715A (en) | 1981-05-02 |
US4388538A (en) | 1983-06-14 |