JPH01112743A - Ｉｃ実装用回路基板 - Google Patents

Ｉｃ実装用回路基板

Info

Publication number
JPH01112743A
JPH01112743A JP62271137A JP27113787A JPH01112743A JP H01112743 A JPH01112743 A JP H01112743A JP 62271137 A JP62271137 A JP 62271137A JP 27113787 A JP27113787 A JP 27113787A JP H01112743 A JPH01112743 A JP H01112743A
Authority
JP
Japan
Prior art keywords
electrodes
circuit board
mounting
electrode
positioning protrusions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62271137A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0474863B2 (OSRAM
Inventor
Shigenari Takami
茂成 高見
Tatsuhiko Irie
達彦 入江
Jiro Hashizume
二郎 橋爪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP62271137A priority Critical patent/JPH01112743A/ja
Priority to DE3817600A priority patent/DE3817600C2/de
Priority to FR8806997A priority patent/FR2617335B1/fr
Publication of JPH01112743A publication Critical patent/JPH01112743A/ja
Priority to US07/504,028 priority patent/US5126818A/en
Publication of JPH0474863B2 publication Critical patent/JPH0474863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/303—Assembling printed circuits with electric components, e.g. with resistors with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped

Landscapes

  • Wire Bonding (AREA)
JP62271137A 1987-05-26 1987-10-27 Ｉｃ実装用回路基板 Granted JPH01112743A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP62271137A JPH01112743A (ja) 1987-10-27 1987-10-27 Ｉｃ実装用回路基板
DE3817600A DE3817600C2 (de) 1987-05-26 1988-05-24 Verfahren zur Herstellung einer Halbleitervorrichtung mit einem keramischen Substrat und einem integrierten Schaltungskreis
FR8806997A FR2617335B1 (fr) 1987-05-26 1988-05-26 Substrat de connexion en ceramique muni de protuberances de raccordement a la pastille de circuit integre
US07/504,028 US5126818A (en) 1987-05-26 1990-04-02 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62271137A JPH01112743A (ja) 1987-10-27 1987-10-27 Ｉｃ実装用回路基板

Publications (2)

Publication Number Publication Date
JPH01112743A true JPH01112743A (ja) 1989-05-01
JPH0474863B2 JPH0474863B2 (OSRAM) 1992-11-27

Family

ID=17495831

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62271137A Granted JPH01112743A (ja) 1987-05-26 1987-10-27 Ｉｃ実装用回路基板

Country Status (1)

Country Link
JP (1) JPH01112743A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7250329B2 (en) 2004-05-31 2007-07-31 Shinko Electric Industries Co., Ltd. Method of fabricating a built-in chip type substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7250329B2 (en) 2004-05-31 2007-07-31 Shinko Electric Industries Co., Ltd. Method of fabricating a built-in chip type substrate

Also Published As

Publication number Publication date
JPH0474863B2 (OSRAM) 1992-11-27

Similar Documents

Publication Publication Date Title
KR100595885B1 (ko) 반도체장치 및 그 제조방법
JP3229206B2 (ja) マルチチップ・スタック用の導電性モノリシックｌ接続を備えたエンドキャップ・チップおよびその製造方法
KR100264479B1 (ko) 범프전극의 구조와 그 형성방법
TWI493674B (zh) 具有內建定位件、中介層、以及增層電路之複合線路板
CN101276809B (zh) 半导体器件及其制造方法
US20040201097A1 (en) Semiconductor device and method for manufacturing the same
JP2001127240A (ja) 半導体装置の製造方法
US11315848B2 (en) Semiconductor device and method of manufacturing semiconductor device
US6236112B1 (en) Semiconductor device, connecting substrate therefor, and process of manufacturing connecting substrate
WO1993000703A1 (en) Fabricating electronic circuitry unit containing stacked ic layers having lead rerouting
US4466181A (en) Method for mounting conjoined devices
JP2001156203A (ja) 半導体チップ実装用プリント配線板
JP3246010B2 (ja) フリップチップ実装用基板の電極構造
US20190214555A1 (en) Semiconductor device, and method for manufacturing the same
CN119653885B (zh) 芯片封装结构和芯片封装结构的制备方法
WO1991000683A2 (en) Fabricating electronic circuitry unit containing stacked ic layers having lead rerouting
JP7056910B2 (ja) 半導体装置およびその製造方法
KR20080037681A (ko) 반도체 칩 및 그 제조 방법 및 반도체 장치
JPH0474863B2 (OSRAM)
JPH0922912A (ja) 半導体装置及びその製造方法
JP2002231765A (ja) 半導体装置
JP2003152023A (ja) 半導体装置の接続構造とその製造方法
JP3598189B2 (ja) チップサイズパッケージ、その製造方法、およびその実装位置合わせの方法
JP2727539B2 (ja) 集積回路チップ搭載用基板及びその製造方法
JP3800872B2 (ja) 半導体装置および半導体装置の製造方法