JP7586441B2 - 積和演算器 - Google Patents

積和演算器 Download PDF

Info

Publication number
JP7586441B2
JP7586441B2 JP2022503180A JP2022503180A JP7586441B2 JP 7586441 B2 JP7586441 B2 JP 7586441B2 JP 2022503180 A JP2022503180 A JP 2022503180A JP 2022503180 A JP2022503180 A JP 2022503180A JP 7586441 B2 JP7586441 B2 JP 7586441B2
Authority
JP
Japan
Prior art keywords
digital
analog
multiply
output
conversion unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022503180A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021171880A1 (https=
Inventor
昭 松澤
正也 野原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TECH IDEA CO., LTD.
Original Assignee
TECH IDEA CO., LTD.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TECH IDEA CO., LTD. filed Critical TECH IDEA CO., LTD.
Publication of JPWO2021171880A1 publication Critical patent/JPWO2021171880A1/ja
Application granted granted Critical
Publication of JP7586441B2 publication Critical patent/JP7586441B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/48—Analogue computers for specific processes, systems or devices, e.g. simulators
    • G06G7/60—Analogue computers for specific processes, systems or devices, e.g. simulators for living beings, e.g. their nervous systems ; for problems in the medical field
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/78—Simultaneous conversion using ladder network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Mathematical Analysis (AREA)
  • Biomedical Technology (AREA)
  • General Health & Medical Sciences (AREA)
  • Neurology (AREA)
  • Neurosurgery (AREA)
  • Physiology (AREA)
  • Human Computer Interaction (AREA)
  • Analogue/Digital Conversion (AREA)
  • Complex Calculations (AREA)
JP2022503180A 2020-02-26 2021-01-27 積和演算器 Active JP7586441B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020031047 2020-02-26
JP2020031047 2020-02-26
PCT/JP2021/002791 WO2021171880A1 (ja) 2020-02-26 2021-01-27 積和演算器

Publications (2)

Publication Number Publication Date
JPWO2021171880A1 JPWO2021171880A1 (https=) 2021-09-02
JP7586441B2 true JP7586441B2 (ja) 2024-11-19

Family

ID=77490443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022503180A Active JP7586441B2 (ja) 2020-02-26 2021-01-27 積和演算器

Country Status (2)

Country Link
JP (1) JP7586441B2 (https=)
WO (1) WO2021171880A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20240096766A (ko) * 2021-11-10 2024-06-26 신타라 아게 하이브리드 행렬 승수기
JPWO2024143223A1 (https=) * 2022-12-26 2024-07-04

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019152451A1 (en) 2018-01-31 2019-08-08 Amazon Technologies, Inc. Improving performance of neural network arrays

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178584A (ja) * 1984-02-23 1985-09-12 Dainippon Screen Mfg Co Ltd デシタル入力デジタル出力積和平均化装置
JPH09259205A (ja) * 1996-03-19 1997-10-03 Yozan:Kk 積和演算回路
US5949362A (en) * 1997-08-22 1999-09-07 Harris Corporation Digital-to-analog converter including current cell matrix with enhanced linearity and associated methods
JP5310222B2 (ja) * 2009-04-20 2013-10-09 富士通株式会社 電荷分配型デジタル・アナログ変換器及びそれを有する逐次比較型アナログ・デジタル変換器
JP2018129046A (ja) * 2017-02-08 2018-08-16 株式会社半導体エネルギー研究所 Ａｉシステム

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019152451A1 (en) 2018-01-31 2019-08-08 Amazon Technologies, Inc. Improving performance of neural network arrays

Also Published As

Publication number Publication date
WO2021171880A1 (ja) 2021-09-02
JPWO2021171880A1 (https=) 2021-09-02

Similar Documents

Publication Publication Date Title
US11640196B2 (en) Unit element for performing multiply-accumulate operations
US20210365241A1 (en) Multiplication and accumulation circuit based on radix-4 booth code and differential weight
Bankman et al. An 8-bit, 16 input, 3.2 pJ/op switched-capacitor dot product circuit in 28-nm FDSOI CMOS
US11893078B2 (en) Analog dot product multiplier
JP7586441B2 (ja) 積和演算器
JP6036311B2 (ja) アナログ−デジタル変換回路及びアナログ−デジタル変換方法
Osipov et al. Two advanced energy-back SAR ADC architectures with 99.21 and 99.37% reduction in switching energy
CN107528594A (zh) 电荷式流水线逐次逼近型模数转换器及其控制方法
CN111711453B (zh) 逐次逼近型模数转换器
CN108306644B (zh) 基于10位超低功耗逐次逼近型模数转换器前端电路
Yu et al. A 4-bit mixed-signal MAC array with swing enhancement and local kernel memory
Wang et al. Enhancing AI acceleration: A calibration-free, PVT-robust analog compute-in-memory macro with activation functions
Sharma et al. Comparative analysis of d/a converter architectures for sar adc
JP4242973B2 (ja) 逐次比較型ａｄコンバータ及びそれを組み込んだマイクロコンピュータ
Lei et al. Analysis on capacitor mismatch and parasitic capacitors effect of improved segmented-capacitor array in SAR ADC
Moser et al. An open-source 1.44-MS/s 703-μW 12-bit non-binary SAR-ADC using 448-aF capacitors in 130-nm CMOS
Pilipko et al. An algorithm for the search of a low capacitor count DAC switching scheme for SAR ADCs
Bellavin et al. Study of Bubble Errors Conversion in a Modified ROM Encoder
JP3173473B2 (ja) 乗算型ディジタル／アナログ変換回路
JP2024542400A (ja) ハイブリッド行列乗算器
Ling et al. Design of binary weighted DAC for asynchronous ADC with improved slew rate and with calibrated size of capacitors
WO2019113772A1 (zh) 用于模数转换的方法和模数转换器
Chinthala High throughput circuit design of flash type analog to digital converter
Yue et al. A 92.1% area-efficient charge sharing switching scheme with near zero reset energy for SAR ADCs
Numan Integrated Circuit Blocks for In-Memory Computing

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20221005

AA64 Notification of invalidation of claim of internal priority (with term)

Free format text: JAPANESE INTERMEDIATE CODE: A241764

Effective date: 20221018

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221025

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240110

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240820

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20241011

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20241029

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20241029

R150 Certificate of patent or registration of utility model

Ref document number: 7586441

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150