JP7329386B2 - リソグラフィ処理される半導体デバイスのためのプロセス制御方法 - Google Patents

リソグラフィ処理される半導体デバイスのためのプロセス制御方法 Download PDF

Info

Publication number
JP7329386B2
JP7329386B2 JP2019147243A JP2019147243A JP7329386B2 JP 7329386 B2 JP7329386 B2 JP 7329386B2 JP 2019147243 A JP2019147243 A JP 2019147243A JP 2019147243 A JP2019147243 A JP 2019147243A JP 7329386 B2 JP7329386 B2 JP 7329386B2
Authority
JP
Japan
Prior art keywords
wafer
exposure
unit
computing unit
uncorrected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019147243A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021028652A5 (enExample
JP2021028652A (ja
Inventor
シュテファン ブール
ボリス ハベツ
ワン スー キム
Original Assignee
コニアク ゲーエムベーハー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by コニアク ゲーエムベーハー filed Critical コニアク ゲーエムベーハー
Priority to JP2019147243A priority Critical patent/JP7329386B2/ja
Publication of JP2021028652A publication Critical patent/JP2021028652A/ja
Publication of JP2021028652A5 publication Critical patent/JP2021028652A5/ja
Application granted granted Critical
Publication of JP7329386B2 publication Critical patent/JP7329386B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
JP2019147243A 2019-08-09 2019-08-09 リソグラフィ処理される半導体デバイスのためのプロセス制御方法 Active JP7329386B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019147243A JP7329386B2 (ja) 2019-08-09 2019-08-09 リソグラフィ処理される半導体デバイスのためのプロセス制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2019147243A JP7329386B2 (ja) 2019-08-09 2019-08-09 リソグラフィ処理される半導体デバイスのためのプロセス制御方法

Publications (3)

Publication Number Publication Date
JP2021028652A JP2021028652A (ja) 2021-02-25
JP2021028652A5 JP2021028652A5 (enExample) 2022-08-15
JP7329386B2 true JP7329386B2 (ja) 2023-08-18

Family

ID=74666948

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019147243A Active JP7329386B2 (ja) 2019-08-09 2019-08-09 リソグラフィ処理される半導体デバイスのためのプロセス制御方法

Country Status (1)

Country Link
JP (1) JP7329386B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220102118A1 (en) * 2020-09-30 2022-03-31 Taiwan Semiconductor Manufacturing Co., Ltd. Etch apparatus for compensating shifted overlayers

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112346296B (zh) * 2019-08-06 2025-07-22 科尼亚克有限公司 用于经光刻加工的半导体器件的工艺控制方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007027573A (ja) 2005-07-20 2007-02-01 Canon Inc 露光装置および露光方法ならびにこれらの露光装置または露光方法を用いたデバイス製造方法
WO2007052699A1 (ja) 2005-11-04 2007-05-10 Nikon Corporation 解析装置、処理装置、測定装置、露光装置、基板処理システム、解析方法及びプログラム
JP2009277957A (ja) 2008-05-16 2009-11-26 Renesas Technology Corp 半導体デバイスの製造方法および製造システム
JP2011176309A (ja) 2010-02-19 2011-09-08 Asml Netherlands Bv リソグラフィ装置及びデバイス製造方法
JP2013153167A (ja) 2007-04-23 2013-08-08 Kla-Tencor Corp ウエハー上で実施される測定中のプロセスに関するダイナミック・サンプリング・スキームを生成または実施するための方法ならびにシステム
JP2014229675A (ja) 2013-05-21 2014-12-08 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. 重ね合わせ補正システム
US20190250516A1 (en) 2018-02-14 2019-08-15 Qoniac Gmbh Process Control Method For Lithographically Processed Semiconductor Devices

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007027573A (ja) 2005-07-20 2007-02-01 Canon Inc 露光装置および露光方法ならびにこれらの露光装置または露光方法を用いたデバイス製造方法
WO2007052699A1 (ja) 2005-11-04 2007-05-10 Nikon Corporation 解析装置、処理装置、測定装置、露光装置、基板処理システム、解析方法及びプログラム
JP2013153167A (ja) 2007-04-23 2013-08-08 Kla-Tencor Corp ウエハー上で実施される測定中のプロセスに関するダイナミック・サンプリング・スキームを生成または実施するための方法ならびにシステム
JP2009277957A (ja) 2008-05-16 2009-11-26 Renesas Technology Corp 半導体デバイスの製造方法および製造システム
JP2011176309A (ja) 2010-02-19 2011-09-08 Asml Netherlands Bv リソグラフィ装置及びデバイス製造方法
JP2014229675A (ja) 2013-05-21 2014-12-08 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. 重ね合わせ補正システム
US20190250516A1 (en) 2018-02-14 2019-08-15 Qoniac Gmbh Process Control Method For Lithographically Processed Semiconductor Devices

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220102118A1 (en) * 2020-09-30 2022-03-31 Taiwan Semiconductor Manufacturing Co., Ltd. Etch apparatus for compensating shifted overlayers
US12094691B2 (en) * 2020-09-30 2024-09-17 Taiwan Semiconductor Manufacturing Co., Ltd. Etch apparatus for compensating shifted overlayers

Also Published As

Publication number Publication date
JP2021028652A (ja) 2021-02-25

Similar Documents

Publication Publication Date Title
US12493285B2 (en) Determining a correction to a process
US10739685B2 (en) Process control method for lithographically processed semiconductor devices
US8108805B2 (en) Simplified micro-bridging and roughness analysis
US11796978B2 (en) Method for determining root causes of events of a semiconductor manufacturing process and for monitoring a semiconductor manufacturing process
KR102666268B1 (ko) 웨이퍼 모델 및 웨이퍼 제조 어셈블리를 사용한 웨이퍼 노광 방법
JP7329386B2 (ja) リソグラフィ処理される半導体デバイスのためのプロセス制御方法
US11366397B2 (en) Method and apparatus for simulation of lithography overlay
KR102770697B1 (ko) 리소그래피로 처리된 반도체 장치에 대한 프로세스 제어 방법
TWI781335B (zh) 先進工藝控制方法及晶片製造元件
CN112346296B (zh) 用于经光刻加工的半导体器件的工艺控制方法
JP2021527953A (ja) 装置の動作を説明するパラメータ間の重要な関係の決定
US10379447B2 (en) Method and apparatus for simulation of lithography overlay
US20230400778A1 (en) Methods and computer programs for configuration of a sampling scheme generation model

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20200130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20200203

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20200203

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220804

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220804

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230721

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230801

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230807

R150 Certificate of patent or registration of utility model

Ref document number: 7329386

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150