JP7315872B2 - プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム - Google Patents

プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム Download PDF

Info

Publication number
JP7315872B2
JP7315872B2 JP2021572135A JP2021572135A JP7315872B2 JP 7315872 B2 JP7315872 B2 JP 7315872B2 JP 2021572135 A JP2021572135 A JP 2021572135A JP 2021572135 A JP2021572135 A JP 2021572135A JP 7315872 B2 JP7315872 B2 JP 7315872B2
Authority
JP
Japan
Prior art keywords
register
instruction
exception
data
registers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021572135A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021149113A1 (https=
JPWO2021149113A5 (https=
Inventor
健太郎 川上
康志 栗原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of JPWO2021149113A1 publication Critical patent/JPWO2021149113A1/ja
Publication of JPWO2021149113A5 publication Critical patent/JPWO2021149113A5/ja
Application granted granted Critical
Publication of JP7315872B2 publication Critical patent/JP7315872B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Complex Calculations (AREA)
  • Debugging And Monitoring (AREA)
JP2021572135A 2020-01-20 2020-01-20 プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム Active JP7315872B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2020/001742 WO2021149113A1 (ja) 2020-01-20 2020-01-20 プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム

Publications (3)

Publication Number Publication Date
JPWO2021149113A1 JPWO2021149113A1 (https=) 2021-07-29
JPWO2021149113A5 JPWO2021149113A5 (https=) 2022-07-20
JP7315872B2 true JP7315872B2 (ja) 2023-07-27

Family

ID=76992115

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021572135A Active JP7315872B2 (ja) 2020-01-20 2020-01-20 プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム

Country Status (5)

Country Link
US (1) US20220300288A1 (https=)
EP (1) EP4095698A4 (https=)
JP (1) JP7315872B2 (https=)
CN (1) CN114830097A (https=)
WO (1) WO2021149113A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119105799A (zh) * 2023-06-08 2024-12-10 中兴通讯股份有限公司 代码分析方法、电子设备、计算机可读介质
CN118519817B (zh) * 2024-07-19 2024-10-29 浙江大华技术股份有限公司 一种算力cpu的异常数据获取方法、装置和计算机设备

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000112757A (ja) 1998-10-02 2000-04-21 Nec Corp マイクロプロセッサ
US6185671B1 (en) 1998-03-31 2001-02-06 Intel Corporation Checking data type of operands specified by an instruction using attributes in a tagged array architecture
US20050172109A1 (en) 2001-06-01 2005-08-04 Microchip Technology Incorporated Register pointer trap
US20050246696A1 (en) 2004-04-29 2005-11-03 International Business Machines Corporation Method and apparatus for hardware awareness of data types
US20080028262A1 (en) 2006-07-27 2008-01-31 International Business Machines Corporation Method and Data Processing System for Finding Problems Caused by Access to Uninitialized Data Storage in Assembler Programs

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4021655A (en) * 1976-03-30 1977-05-03 International Business Machines Corporation Oversized data detection hardware for data processors which store data at variable length destinations
JPS63278147A (ja) * 1987-05-11 1988-11-15 Fujitsu Ltd レジスタ誤使用防止制御方式
JPS6461828A (en) * 1987-09-01 1989-03-08 Nec Corp Register reference holding mechanism
US5132972A (en) * 1989-11-29 1992-07-21 Honeywell Bull Inc. Assembly language programming potential error detection scheme sensing apparent inconsistency with a previous operation
JPH0452734A (ja) * 1990-06-14 1992-02-20 Koufu Nippon Denki Kk 汎用レジスタ例外検出回路
JP2793396B2 (ja) 1991-11-15 1998-09-03 株式会社東芝 電子計算機の演算ステータス保持装置
JPH07262032A (ja) * 1994-03-17 1995-10-13 Fujitsu Ltd 情報処理装置
US6289445B2 (en) * 1998-07-21 2001-09-11 Lsi Logic Corporation Circuit and method for initiating exception routines using implicit exception checking
DE19933130A1 (de) * 1999-07-19 2001-01-25 Giesecke & Devrient Gmbh Operandenstapelspeicher und Verfahren zum Betreiben eines Operandenstapelspeichers
JP2002014809A (ja) * 2000-06-28 2002-01-18 Mitsubishi Electric Corp マイクロプロセッサ並びにアセンブラ、その方法およびそのプログラムを記録した記録媒体
JP2004118419A (ja) * 2002-09-25 2004-04-15 Seiko Epson Corp 半導体装置、マイクロコンピュータ、電子機器、半導体装置の制御方法
JP6037034B2 (ja) * 2013-09-25 2016-11-30 日産自動車株式会社 ソフトウェア検査装置、ソフトウェア検査方法、ソフトウェア検査プログラム
US10296416B2 (en) * 2016-07-02 2019-05-21 Intel Corporation Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
KR102021447B1 (ko) * 2018-04-06 2019-09-16 서울대학교산학협력단 컴퓨팅 장치 및 그것의 동작 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185671B1 (en) 1998-03-31 2001-02-06 Intel Corporation Checking data type of operands specified by an instruction using attributes in a tagged array architecture
JP2000112757A (ja) 1998-10-02 2000-04-21 Nec Corp マイクロプロセッサ
US20050172109A1 (en) 2001-06-01 2005-08-04 Microchip Technology Incorporated Register pointer trap
US20050246696A1 (en) 2004-04-29 2005-11-03 International Business Machines Corporation Method and apparatus for hardware awareness of data types
US20080028262A1 (en) 2006-07-27 2008-01-31 International Business Machines Corporation Method and Data Processing System for Finding Problems Caused by Access to Uninitialized Data Storage in Assembler Programs

Also Published As

Publication number Publication date
CN114830097A (zh) 2022-07-29
WO2021149113A1 (ja) 2021-07-29
EP4095698A1 (en) 2022-11-30
US20220300288A1 (en) 2022-09-22
JPWO2021149113A1 (https=) 2021-07-29
EP4095698A4 (en) 2023-03-15

Similar Documents

Publication Publication Date Title
CN102893254B (zh) 数据处理装置和数据处理设备
Reshadi et al. Instruction set compiled simulation: A technique for fast and flexible instruction set simulation
CN111290952A (zh) 一种动态链接库函数的跟踪方法及装置
CN111782270B (zh) 一种数据处理方法及装置、存储介质
JP2004510245A (ja) アレイ処理動作
CN116860256B (zh) 一种面向risc-v基础c库的优化方法
CN114428642B (zh) 一种基于新型处理器架构的随机指令生成环境
CN118502822A (zh) 一种risc-v指令加速运算方法、装置、电子设备及存储介质
JP7315872B2 (ja) プロセッサ、シミュレータプログラム、アセンブラプログラム、及び情報処理プログラム
JP4004915B2 (ja) データ処理装置
CN116594682B (zh) 基于simd库的自动测试方法及装置
CN120085914A (zh) 指令处理方法、装置、电子设备及可读存储介质
Prasannakumar A scheme for accelerating image processing algorithms using SIMD for ARM Cortex A based systems
US11886839B2 (en) Non-transitory computer-readable recording medium, function generation method, and information processing device
Engelke et al. Using LLVM for optimized lightweight binary re-writing at runtime
Markstedter Blue Fox: Arm Assembly Internals and Reverse Engineering
JP4545777B2 (ja) データ処理装置
US20100100692A1 (en) Exploiting Register High-Words
CN118192952B (zh) 着色器文件的生成方法、装置、存储介质及程序产品
Smith Programming with 64-bit ARM assembly language: single board computer development for raspberry pi and mobile devices
JP2013539882A (ja) データ要素の条件付き選択
Fink Translating x86 Binaries to LLVM Intermediate Representation
Alex Matrix Multiplication is Almost All You Need
JP4498338B2 (ja) データ処理装置
TW202403546A (zh) 用於可擴縮向量指令集架構的子向量支援指令

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220520

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220520

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230613

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230626

R150 Certificate of patent or registration of utility model

Ref document number: 7315872

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150