JP7292776B2 - Lead frame - Google Patents

Lead frame Download PDF

Info

Publication number
JP7292776B2
JP7292776B2 JP2020014014A JP2020014014A JP7292776B2 JP 7292776 B2 JP7292776 B2 JP 7292776B2 JP 2020014014 A JP2020014014 A JP 2020014014A JP 2020014014 A JP2020014014 A JP 2020014014A JP 7292776 B2 JP7292776 B2 JP 7292776B2
Authority
JP
Japan
Prior art keywords
plating layer
metal plate
external connection
lead frame
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020014014A
Other languages
Japanese (ja)
Other versions
JP2021120992A (en
Inventor
覚史 久保田
直樹 渡邊
Original Assignee
大口マテリアル株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大口マテリアル株式会社 filed Critical 大口マテリアル株式会社
Priority to JP2020014014A priority Critical patent/JP7292776B2/en
Priority to TW110102564A priority patent/TWI784400B/en
Priority to CN202110118330.0A priority patent/CN113270386A/en
Publication of JP2021120992A publication Critical patent/JP2021120992A/en
Application granted granted Critical
Publication of JP7292776B2 publication Critical patent/JP7292776B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

本発明は、裏面側の外部接続用端子がプリント基板等の外部機器と接続されるタイプの半導体パッケージの製造に用いられるリードフレームに関する。 BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a lead frame used for manufacturing a semiconductor package of a type in which terminals for external connection on the back side are connected to an external device such as a printed circuit board.

半導体パッケージの外部機器への組み込みに際し、半導体パッケージと、外部機器との半田接続状態の良・不良を目視で検査できるように、半田接続部分の可視化が求められている。 2. Description of the Related Art When a semiconductor package is incorporated into an external device, there is a demand for visualization of the soldered connection portion so that the quality of the soldered connection between the semiconductor package and the external device can be visually inspected.

従来、外周部にアウターリードがない、例えば、QFN(Quad-Flat No-leaded)タイプの半導体パッケージは、半導体パッケージの裏面側に外部接続用端子が配列され、半導体パッケージの裏面側に露出している複数の外部接続用端子をプリント基板等の外部機器と接続する構造となっていたため、半田接続されているか否かを目視検査することが困難であった。 Conventionally, in a semiconductor package of, for example, a QFN (Quad-Flat No-leaded) type that does not have outer leads on the outer periphery, terminals for external connection are arranged on the back side of the semiconductor package and are exposed on the back side of the semiconductor package. Because of the structure in which a plurality of external connection terminals are connected to an external device such as a printed circuit board, it is difficult to visually inspect whether or not they are soldered.

しかし、半田接続部分の目視検査ができないと、半田接続作業時に内在する接続不良が見逃され、その後の通電検査等で接続不良が発見されるまでの作業コストが余計にかかってしまう。また、半田接続部分は、X線装置を用いて透視検査することは可能ではあるが、それでは、X線装置の設備コストが増大してしまう。 However, if a visual inspection of the soldered connection portion is not possible, the connection failure inherent in the soldering work will be overlooked, and the operation cost until the connection failure is discovered in the subsequent energization inspection or the like will be extra. Also, although it is possible to carry out a fluoroscopic inspection of the soldered joint using an X-ray apparatus, this would increase the equipment cost of the X-ray apparatus.

そこで、従来、QFNタイプの半導体パッケージの半田接続部分における半田接続状態の良・不良を目視検査できるようにするための技術として、特許文献1には、リードフレームにおけるリードの一方の面側(裏面側)の外部接続用端子となる端子部の切断位置に、リードを横断する溝を形成することで、個々に切断されたときの半導体パッケージの裏面に露出する外部接続用端子に、端縁部にかけて空間部を設け、空間部に半田を介在させるようにして、半導体パッケージの側面に露出した外部接続用端子から半田接続部分を目視可能にすることが提案されている。 Therefore, conventionally, as a technique for making it possible to visually inspect whether the solder connection state is good or bad in the solder connection part of a QFN type semiconductor package, Patent Document 1 discloses one surface side (back surface) of a lead in a lead frame. By forming grooves that traverse the leads at the cutting positions of the terminals that will be the external connection terminals on the side), the external connection terminals exposed on the back surface of the semiconductor package when cut individually can be cut from the edges. It has been proposed to provide a space between the semiconductor package and insert solder in the space so that the soldered connection portion can be seen from the external connection terminal exposed on the side surface of the semiconductor package.

また、特許文献2には、リードフレームの一方の側の面(裏面)におけるリードの外部接続用端子となる領域を含む、切断領域の境界線を跨る所定領域の内側に凹部を設け、表面側を樹脂封止後に、凹部の表面が露出しうる位置で切断加工を施すことで、外部接続用端子の露出した側面が門形状となるようにし、半導体パッケージの側面に露出した外部接続用端子から半田接続部分を目視可能にする技術が開示されている。 Further, in Patent Document 2, a concave portion is provided inside a predetermined region that straddles the boundary line of the cut region, including a region that serves as an external connection terminal of the lead on one side surface (back surface) of the lead frame, and the surface side After encapsulating with resin, cutting is performed at a position where the surface of the recess can be exposed, so that the exposed side surface of the external connection terminal has a gate shape, and from the external connection terminal exposed on the side surface of the semiconductor package Techniques have been disclosed for making soldered connections visible.

特開2000-294715号公報JP-A-2000-294715 特開2018-200994号公報JP 2018-200994 A

しかし、特許文献1に記載のリードを横断する溝を形成する技術では、樹脂封止の際に溝に樹脂が入り込み、半田接続部分を目視可能にするための空間部が形成されず、半導体パッケージ製品の歩留まりが悪くなる虞がある。 However, in the technique of forming a groove across the lead described in Patent Document 1, resin enters the groove during resin sealing, and a space for making the solder connection portion visible is not formed, resulting in a semiconductor package. There is a possibility that the yield of the product will deteriorate.

この点に関し、特許文献2に記載の外部接続用端子の側面が門形状となるようにする技術によれば、半田接続部分を目視可能にする空間部を得ることができるが、近年、門形状となる側面の開口面積をさらに拡げて、半田接続部分を極力目視し易くすることが望まれている。 Regarding this point, according to the technology for forming the side surface of the external connection terminal into a gate shape described in Patent Document 2, it is possible to obtain a space that allows the solder connection portion to be visually observed. It is desired to further increase the opening area of the side surface to make the soldered connection portion easier to see.

半田接続部分の目視検査をし易くするために、特許文献2に記載のような構成のリードフレームにおける、外部接続用端子の門形状となる側面の開口面積を極力増大させると、リードが部分的に薄肉となるため強度が不足し、半導体パッケージの組立工程において変形する虞がある。 In order to facilitate visual inspection of the soldered connection portion, if the opening area of the gate-shaped side surface of the external connection terminal in the lead frame configured as described in Patent Document 2 is increased as much as possible, the lead can be partially removed. Since the thickness is extremely thin, the strength is insufficient, and there is a risk of deformation during the assembly process of the semiconductor package.

本発明は、上記従来の課題を鑑みてなされたものであり、半導体パッケージ製品の、半田接続部分を目視可能とする部位である門形状となる側面の開口面積を極力増大させると同時に、リードの強度低下による変形を防止することが可能なリードフレームを提供することを目的としている。 SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems of the prior art. An object of the present invention is to provide a lead frame capable of preventing deformation due to strength reduction.

上記目的を達成するため、本発明によるリードフレームは、一方の側の面及び側面に外部接続用端子が露出する半導体パッケージに用いられるリードフレームであって、銅系材料からなる金属板より形成されたリードの、前記外部接続用端子となる領域の一部を含み、且つ、個々のパッケージに切断するための切断領域の境界線を跨る第1の領域に、一方の面側の前記金属板の板厚の75~90%の深さの凹みによって形成された薄肉部を有し、前記薄肉部の表面に、凹形状の補強めっき層が、前記金属板の板厚の7.5%以上の厚さを有して形成され、前記補強めっき層が形成された前記第1の領域を含む第2の領域における一方の面側の表面に、外部接続用めっき層が形成され、前記リードの前記切断領域の境界線の凹形状底部の位置における前記外部接続用めっき層の表面が、前記金属板の一方の面側から該金属板の板厚の略50%以上の深さに位置することを特徴とする。 In order to achieve the above object, the lead frame according to the present invention is a lead frame used in a semiconductor package in which terminals for external connection are exposed on one surface and side surfaces, and is formed of a metal plate made of a copper-based material. of the metal plate on one side of the lead, in a first region that includes a part of the region that becomes the external connection terminal and that straddles the boundary line of the cutting region for cutting into individual packages. It has a thin portion formed by a recess with a depth of 75 to 90% of the thickness of the metal plate, and a recessed reinforcing plating layer on the surface of the thin portion has a depth of 7.5% or more of the thickness of the metal plate. An external connection plating layer is formed on a surface of a second region including the first region formed with a thickness and having the reinforcement plating layer formed thereon. The surface of the plating layer for external connection at the position of the recessed bottom portion of the boundary line of the cutting area is located at a depth of approximately 50% or more of the thickness of the metal plate from one side of the metal plate. Characterized by

また、本発明のリードフレームにおいては、前記補強めっき層は、ニッケルを含むめっき層であり、前記補強めっき層と前記外部接続用めっき層とが積層されている部位のめっき層の厚さが、前記金属板の板厚の10%以上であるのが好ましい。その厚さは、概ね5~55μmの範囲が現実的である。 Further, in the lead frame of the present invention, the reinforcing plating layer is a plating layer containing nickel, and the thickness of the plating layer at the portion where the reinforcing plating layer and the plating layer for external connection are laminated is It is preferably 10% or more of the plate thickness of the metal plate. A realistic range of the thickness is approximately 5 to 55 μm.

また、本発明のリードフレームにおいては、前記リードの側面は、前記金属板から前記補強めっき層が露出している部位を有するのが好ましい。 Moreover, in the lead frame of the present invention, it is preferable that the side surface of the lead has a portion where the reinforcing plating layer is exposed from the metal plate.

また、本発明のリードフレームにおいては、前記切断領域の境界線の位置における前記リードの側面は、前記補強めっき層が露出しているのが好ましい。 Moreover, in the lead frame of the present invention, it is preferable that the reinforcing plating layer is exposed on the side surface of the lead at the position of the boundary line of the cutting area.

本発明によれば、半導体パッケージ製品の、半田接続部分を目視可能とする部位である門形状となる側面の開口面積を極力増大させると同時に、リードの強度低下による変形を防止することが可能なリードフレームが得られる。 According to the present invention, it is possible to increase as much as possible the opening area of the gate-shaped side surface of the semiconductor package product, which is a portion that allows the solder connection portion to be visually observed, and at the same time, it is possible to prevent deformation due to a decrease in the strength of the lead. A lead frame is obtained.

本発明の第1実施形態に係るリードフレームの要部構成を示す説明図で、(a)は一方の面側(外部機器と接続する側)からみた図、(b)は(a)とは反対側からみた図、(c)は(a)のリードフレームにおける外部接続用端子となる領域のA-A断面図、(c’)は(c)の部分拡大図、(d)は(a)のリードフレームにおける外部接続用端子となる領域のB-B断面図、(e)は変形例を示す外部機器と接続する側からみた図、(f)は(e)のC-C断面図である。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is an explanatory diagram showing the essential configuration of the lead frame according to the first embodiment of the present invention, where (a) is a view from one side (the side connected to an external device), and (b) is different from (a). View from the opposite side, (c) is an AA cross-sectional view of the region to be the external connection terminal in the lead frame of (a), (c') is a partial enlarged view of (c), (d) is (a ) is a BB cross-sectional view of the area to be the external connection terminal in the lead frame, (e) is a view from the side connected to the external device showing the modification, and (f) is a CC cross-sectional view of (e). is. 図1のリードフレームの製造手順の一例を図1(a)のA-A断面で示す説明図である。1. It is explanatory drawing which shows an example of the manufacturing procedure of the lead frame of FIG. 1 by the AA cross section of Fig.1 (a). 図1のリードフレームの製造手順の一例を図1(a)のB-B断面で示す説明図である。1. It is explanatory drawing which shows an example of the manufacturing procedure of the lead frame of FIG. 1 by the BB cross section of Fig.1 (a). 図2及び図3の製造手順によって製造されたリードフレームを用いたパッケージの製造手順の一例を示す説明図である。FIG. 4 is an explanatory diagram showing an example of a manufacturing procedure of a package using a lead frame manufactured by the manufacturing procedure of FIGS. 2 and 3; FIG. 図4の製造手順によって製造された半導体パッケージの外部接続用端子を外部機器に半田接続した状態を示す、図4(e)と同じ側からみた側面図である。5 is a side view seen from the same side as FIG. 4(e), showing a state in which the external connection terminals of the semiconductor package manufactured by the manufacturing procedure of FIG. 4 are soldered to an external device; FIG.

以下、図面を参照して、本発明を実施するための形態の説明を行うこととする。 Hereinafter, with reference to the drawings, description will be given of a mode for carrying out the present invention.

第1実施形態
第1実施形態のリードフレーム1は、図1に示すように、銅系材料からなる金属板より形成されたリード11の一方の面側における外部接続用端子となる領域の一部を含み、且つ、個々のパッケージに切断するための切断領域の境界線Lを跨り、ダムバー13と交差する領域11-1に、薄肉部11-1aを有している。
薄肉部11-1aは、図1(c)、図1(c’)に示すように、一方の面側の金属板10の板厚の75~90%の深さの凹みによって形成されている。
また、薄肉部11-1aの表面(内面)には、ニッケルを含むめっき層からなる凹形状の補強めっき層14が、金属板10の板厚の7.5%以上の厚さを有して形成されている。
また、補強めっき層14が形成された第1の領域11-1を含む第2の領域11-2における一方の面側の表面には、外部接続用めっき層12が形成されている。
そして、補強めっき層14と外部接続用めっき層12とが積層されている部位のめっき層の厚さが、金属板10の板厚の10%以上を有している。
また、リード11の上記切断領域の境界線Lの凹形状底部の位置における、外部接続用めっき層12の表面は、金属板10の一方の面側から金属板10の板厚の略50%以上の深さに位置している。
なお、外部接続用めっき層12は、ニッケル、パラジウム、金が順に積層されためっき層で構成されていることが好ましい。
また、薄肉部11-1aは、図1(d)に示すように、図1(a)のB-B断面が門形状となるような凹形状に形成された構成の他に、図1(e)、図1(f)に示すように、リード11における他方の側にのみ形成され、補強めっき層14がリード11の側面に露出する構成であっても良い。
FIRST EMBODIMENT As shown in FIG. 1, the lead frame 1 of the first embodiment is formed of a metal plate made of a copper-based material. and has a thin portion 11-1a in a region 11-1 that straddles the boundary line L of the cutting region for cutting into individual packages and intersects the dam bar 13. As shown in FIG.
As shown in FIGS. 1(c) and 1(c'), the thin portion 11-1a is formed by a recess having a depth of 75 to 90% of the plate thickness of the metal plate 10 on one side. .
In addition, on the surface (inner surface) of the thin portion 11-1a, a concave reinforcement plating layer 14 made of a plating layer containing nickel has a thickness of 7.5% or more of the thickness of the metal plate 10. formed.
An external connection plating layer 12 is formed on the surface of one side of the second region 11-2 including the first region 11-1 on which the reinforcing plating layer 14 is formed.
The thickness of the plated layer at the portion where the reinforcing plated layer 14 and the external connection plated layer 12 are laminated is 10% or more of the plate thickness of the metal plate 10 .
In addition, the surface of the external connection plating layer 12 at the position of the recessed bottom portion of the boundary line L of the cutting area of the lead 11 is approximately 50% or more of the plate thickness of the metal plate 10 from one surface side of the metal plate 10. located at the depth of
The plating layer 12 for external connection is preferably composed of a plating layer in which nickel, palladium and gold are laminated in this order.
Further, as shown in FIG. 1(d), the thin portion 11-1a is formed in a concave shape such that the BB cross section of FIG. 1(a) has a gate shape. e), as shown in FIG.

次に、図1に示す本実施形態のリードフレームの製造工程の一例を、図2、図3を用いて説明する。
まず、銅系材料の金属板10を準備する(図2(a)、図3(a)参照)。
次に、金属板10にハーフエッチング加工を施すことで、凹部11-1bを形成する。
詳しくは、金属板10の両面にドライフィルムレジスト等の第1のレジスト層R1を形成する(図2(b)、図3(b)参照)。次いで、金属板10の他方の面側の第1のレジスト層R1の全面を露光するとともに、所定パターンが描画されたガラスマスクを用いて、金属板10の一方の面側の第1のレジスト層R1を露光し、現像を行い、薄肉部11-1aに対応する部位に開口を有し、それ以外の部位を覆うエッチング・めっき兼用レジストマスク31を形成する(図2(c)、図3(c)参照)。次いで、エッチング液を用いて金属板10の一方の面側から金属板10の板厚の75~90%の深さのハーフエッチング加工を施し、金属板10の一方の面側に凹部11-1bを形成する(図2(d)、図3(d)参照)。この凹部11-1bの内面の幅は、リード11の幅に応じて、リード11の幅の50~100%の幅に形成する。凹部11-1bの内面の幅をリード11の100%(或いは100%以上)の幅に形成すると、後工程でリードフレーム形状を形成したときに、リード11の側面に補強めっき層を露出させることができる。
次に、金属板10の一方の面側から凹部11-1bの表面(内面)に金属板10の板厚の7.5%以上の厚さのニッケル又はニッケル合金を含むめっきを施して凹形状の補強用めっき層14を形成する(図2(e)、図3(e)参照)。そして、金属板10に形成したエッチング・めっき兼用レジストマスク31を除去する(図2(f)、図3(f)参照)。
Next, an example of the manufacturing process of the lead frame of this embodiment shown in FIG. 1 will be described with reference to FIGS. 2 and 3. FIG.
First, a metal plate 10 made of a copper-based material is prepared (see FIGS. 2(a) and 3(a)).
Next, the metal plate 10 is half-etched to form the concave portion 11-1b.
Specifically, a first resist layer R1 such as a dry film resist is formed on both surfaces of the metal plate 10 (see FIGS. 2(b) and 3(b)). Next, the entire surface of the first resist layer R1 on the other surface side of the metal plate 10 is exposed, and the first resist layer on the one surface side of the metal plate 10 is exposed using a glass mask on which a predetermined pattern is drawn. R1 is exposed and developed to form an etching/plating resist mask 31 that has an opening at a portion corresponding to the thin portion 11-1a and covers the other portion (FIGS. 2(c) and 3(c)). c)). Next, using an etchant, the metal plate 10 is half-etched from one side to a depth of 75 to 90% of the plate thickness of the metal plate 10, and the concave portion 11-1b is formed on the one side of the metal plate 10. is formed (see FIGS. 2(d) and 3(d)). The width of the inner surface of this recess 11-1b is formed to be 50 to 100% of the width of the lead 11 according to the width of the lead 11. FIG. If the width of the inner surface of the recess 11-1b is formed to be 100% (or more than 100%) of the width of the lead 11, the reinforcement plating layer will not be exposed on the side surface of the lead 11 when the lead frame shape is formed in a post-process. can be done.
Next, plating containing nickel or a nickel alloy having a thickness of 7.5% or more of the thickness of the metal plate 10 is applied to the surface (inner surface) of the recess 11-1b from one surface side of the metal plate 10 to form a concave shape. A reinforcing plating layer 14 is formed (see FIGS. 2(e) and 3(e)). Then, the etching/plating resist mask 31 formed on the metal plate 10 is removed (see FIGS. 2(f) and 3(f)).

次に、内部接続用めっき層と外部接続用めっき層の形成について3種類の工程を簡単に説明する。
まず、内部接続用めっき層と外部接続用めっき層とに同じ材料のめっき層が必要なリードフレームの場合は、めっき層を形成する部分が開口したレジストマスクを両面に形成してめっき加工を行う。例えば、ニッケル、パラジウム、金の順でめっきを施し、その後に両面のレジストマスクを除去する。
また、内部接続用めっき層と外部接続用めっき層とに異なる材料のめっき層が必要なリードフレームの場合は、他方の面側に内部接続用めっき層を形成する部分が開口したレジストマスクを形成し、一方の面側は全面を覆うレジストマスクを形成して、めっき加工を行い、例えば、銀めっきを施して内部接続用めっき層を形成し、その後に両面のレジストマスクを除去する。次に、他方の面側に全面を覆うレジストマスクを形成し、一方の面側は外部接続用めっき層を形成する部分が開口したレジストマスクを形成して、めっき加工を行い、例えば、ニッケル、パラジウム、金の順でめっきを施し、その後に両面のレジストマスクを除去する。
また、内部接続用めっき層は形成せず、外部接続用めっき層のみが必要なリードフレームの場合は、他方の面側に全面を覆うレジストマスクを形成し、一方の面側は外部接続用めっき層を形成する部分が開口したレジストマスクを形成して、めっき加工を行い、例えば、ニッケル、パラジウム、金の順でめっきを施し、その後に両面のレジストマスクを除去する。
Next, three types of processes for forming the internal connection plating layer and the external connection plating layer will be briefly described.
First, in the case of a lead frame that requires the plating layer of the same material for the plating layer for internal connection and the plating layer for external connection, plating is performed by forming a resist mask with openings on both sides where the plating layer is to be formed. . For example, nickel, palladium, and gold are plated in this order, and then the resist masks on both sides are removed.
In the case of a lead frame that requires plating layers of different materials for the plating layer for internal connection and the plating layer for external connection, form a resist mask with an opening on the other side where the plating layer for internal connection is to be formed. On one side, a resist mask is formed to cover the entire surface, plating is performed, for example, silver plating is applied to form a plating layer for internal connection, and then the resist masks on both sides are removed. Next, a resist mask covering the entire surface is formed on the other surface side, and a resist mask is formed on the one surface side so that a portion for forming a plating layer for external connection is opened, and plating is performed. Palladium and gold are plated in this order, and then the resist masks on both sides are removed.
In the case of a lead frame that does not have a plating layer for internal connection and requires only a plating layer for external connection, a resist mask is formed to cover the entire surface on the other side, and one side is plated for external connection. A resist mask with openings for forming layers is formed, plating is performed, for example, nickel, palladium, and gold are plated in this order, and then the resist masks on both sides are removed.

ここで、図2、図3で外部接続用めっき層を形成する工程を再度説明する。
金属板10の両面にドライフィルムレジスト等の第2のレジスト層R2を形成する(図2(g)、図3(g)参照)。次いで、他方の面側の第2のレジスト層R2は全面を露光し、一方の面側の第2のレジスト層R2は所定パターンが描画されたガラスマスクを用いて露光し、現像を行い、リード11の第2の領域11-2に対応する部位を開口し、それ以外の部位を覆っためっき用レジストマスク32を形成する(図2(h)、図3(h)参照)。
次いで、めっき用レジストマスク32から露出した部位に、例えば、ニッケル、パラジウム、金の順でめっきを施す(図2(i)、図3(i)参照)。これにより、凹形状の補強めっき層14が形成された第1の領域を含む第2の領域11-2における一方の側の表面に外部接続用めっき層12が形成される。
なお、外部接続用めっき層12の形成に際しては、リード11の上記切断領域の境界線Lの凹形状底部の位置における外部接続用めっき層12の表面が、金属板10の一方の面側から金属板10の板厚の略50%以上の深さに位置するようにめっき厚を調整する。
このとき、好ましくは、補強めっき層14と外部接続用めっき層12とを合わせた厚さが、金属板10の板厚の10%以上を有するようにするのが良い。その厚さは、概ね5~55μmの範囲が現実的である。
また、外部接続用めっき層12の表面は、粗化面として形成しても良い。粗化面を形成する場合は、例えば、外部接続用めっき層12のニッケルめっき層を粗化めっきで形成しても良い。また、例えば、平滑なニッケルめっき層を形成した後に、ニッケルめっき層の表面をエッチング加工によって粗化面を形成しても良い。さらに、粗化面を形成したニッケルめっき層に、パラジウム、金の順でめっき層を積層しても良い。
その後、両面のめっき用レジストマスク32を除去する(図2(j)、図3(j)参照)。
Here, the process of forming the plating layer for external connection will be described again with reference to FIGS. 2 and 3. FIG.
A second resist layer R2 such as a dry film resist is formed on both surfaces of the metal plate 10 (see FIGS. 2(g) and 3(g)). Next, the entire surface of the second resist layer R2 on the other side is exposed, and the second resist layer R2 on the one side is exposed using a glass mask having a predetermined pattern drawn thereon, developed, and read. A plating resist mask 32 is formed by opening a portion corresponding to the second region 11-2 of 11 and covering other portions (see FIGS. 2(h) and 3(h)).
Next, the portions exposed from the plating resist mask 32 are plated with, for example, nickel, palladium, and gold in this order (see FIGS. 2(i) and 3(i)). As a result, the external connection plating layer 12 is formed on the surface of one side of the second region 11-2 including the first region on which the concave reinforcement plating layer 14 is formed.
When forming the plating layer 12 for external connection, the surface of the plating layer 12 for external connection at the position of the recessed bottom of the boundary line L of the cutting area of the lead 11 is cut from one surface side of the metal plate 10 to the metal plate 10 . The thickness of the plating is adjusted so that the depth is approximately 50% or more of the plate thickness of the plate 10 .
At this time, preferably, the total thickness of the reinforcement plating layer 14 and the external connection plating layer 12 is 10% or more of the thickness of the metal plate 10 . A realistic range of the thickness is approximately 5 to 55 μm.
Also, the surface of the plating layer 12 for external connection may be formed as a roughened surface. When forming a roughened surface, for example, the nickel plating layer of the external connection plating layer 12 may be formed by roughening plating. Further, for example, after forming a smooth nickel plating layer, the surface of the nickel plating layer may be etched to form a roughened surface. Further, a plated layer of palladium and gold may be laminated in this order on the nickel plated layer having the roughened surface.
Thereafter, the plating resist masks 32 on both sides are removed (see FIGS. 2(j) and 3(j)).

次に、金属板10にエッチング加工を施すことで、リードフレーム形状を形成する。
詳しくは、金属板10の両面にドライフィルムレジスト等の第3のレジスト層R3を形成する(図3(k)参照)。次いで、リードフレーム形状を得るために必要な所定パターンが描かれたガラスマスクを用いて金属板10の他方の面側の第3のレジスト層R3と一方の面側の第3のレジスト層R3を露光し、現像して、金属板10の両面にエッチング用レジストマスク33を形成する(図3(l)参照)。
次いで、エッチング液を用いて金属板10の両方の面側からエッチング加工を施し、個々のリードフレームの領域がダムバー13に連結される多列型リードフレームであって、個々の半導体パッケージに切断されたときの外部接続用端子となる端子部の断面形状が門形状となるリードフレームを形成する(図3(m)参照)。
次いで、エッチング用レジストマスク33を除去する(図3(n)参照)。
これにより、本実施形態のリードフレーム1が出来上がる。
なお、エッチング加工を施すことによるリードフレーム1の形成時には、リードの中間部分やその他の必要箇所にハーフエッチング加工を施しても良い。
Next, the metal plate 10 is etched to form a lead frame shape.
Specifically, a third resist layer R3 such as a dry film resist is formed on both surfaces of the metal plate 10 (see FIG. 3(k)). Next, the third resist layer R3 on the other side of the metal plate 10 and the third resist layer R3 on the one side of the metal plate 10 are removed using a glass mask having a predetermined pattern necessary for obtaining a lead frame shape. By exposing and developing, etching resist masks 33 are formed on both sides of the metal plate 10 (see FIG. 3(l)).
Next, the metal plate 10 is etched from both sides using an etchant to form a multi-row lead frame in which the individual lead frame regions are connected to the dam bars 13 and cut into individual semiconductor packages. A lead frame is formed in which the cross-sectional shape of the terminal portion, which becomes the external connection terminal when closed, is gate-shaped (see FIG. 3(m)).
Next, the etching resist mask 33 is removed (see FIG. 3(n)).
Thus, the lead frame 1 of this embodiment is completed.
When the lead frame 1 is formed by etching, intermediate portions of the leads and other required portions may be half-etched.

次に、本実施形態のリードフレームを用いた半導体装置の製造手順を、図4、図5を用いて簡単に説明する。
本実施形態のリードフレームの他方の面側に半導体素子を搭載して、半導体素子の電極と所定の内部接続用端子とをワイヤーボンディング接続あるいはフリップチップ実装する(図示省略)。
次に、一方の面側にシート状のマスキングテープm1を貼り付け(図4(a)参照)、図示しないモールド金型をセットし、半導体素子搭載側を樹脂21で封止する(図4(b)参照)、このとき、補強めっき層14及び外部接続用めっき層12が積層されて形成された凹形状の部分は、一方の側の端面がマスキングテープm1に密着し、内部が密閉された状態となる。このため、封止樹脂形成時に、補強めっき層14及び外部接続用めっき層12が積層されて形成された凹形状の部分の内部には、樹脂21が浸入することがない。
次に、マスキングテープm1を除去し(図4(c)参照)、所定の半導体装置40の寸法に切断する(図4(d)、図4(d’)参照)。これにより、本実施形態のリードフレームを用いた半導体装置40が完成する(図4(e)参照)。
このようにして得た、本実施形態のリードフレーム1を用いた半導体パッケージ40の外部接続用端子をプリント基板80の端子81に半田接続すると、半田90は半導体パッケージ40の側面に露出した外部接続用端子の門形状の開口から半田接続部分を目視確認でき、接続状態の良・不良を目視検査できる状態となる(図5参照)。
Next, a procedure for manufacturing a semiconductor device using the lead frame of this embodiment will be briefly described with reference to FIGS. 4 and 5. FIG.
A semiconductor element is mounted on the other side of the lead frame of this embodiment, and the electrodes of the semiconductor element and predetermined internal connection terminals are wire-bonded or flip-chip mounted (not shown).
Next, a sheet-like masking tape m1 is attached to one surface side (see FIG. 4(a)), a molding die (not shown) is set, and the semiconductor element mounting side is sealed with resin 21 (see FIG. 4(a)). b)), at this time, one end face of the recessed portion formed by laminating the reinforcing plating layer 14 and the plating layer 12 for external connection is in close contact with the masking tape m1, and the inside is sealed. state. Therefore, when the sealing resin is formed, the resin 21 does not enter the recessed portion formed by laminating the reinforcing plating layer 14 and the plating layer 12 for external connection.
Next, the masking tape m1 is removed (see FIG. 4(c)) and cut into a predetermined size of the semiconductor device 40 (see FIGS. 4(d) and 4(d')). As a result, the semiconductor device 40 using the lead frame of this embodiment is completed (see FIG. 4(e)).
When the terminals for external connection of the semiconductor package 40 using the lead frame 1 of the present embodiment thus obtained are soldered to the terminals 81 of the printed circuit board 80, the solder 90 is exposed on the side surface of the semiconductor package 40 for external connection. The solder connection portion can be visually confirmed through the gate-shaped opening of the terminal, and the connection state can be visually inspected for good or bad (see FIG. 5).

本実施形態のリードフレーム1によれば、半導体パッケージを外部機器に半田接続したときの半田接続部分を、側面から目視確認でき、しかも、金属板10の板厚の7.5%以上の厚さで補強めっき層14を形成することによって、従来よりも門形状の開口面積を大きく(広く)形成してもリード11の強度低下がなく半導体パッケージの製造工程で生じる変形を防止できる。そして、切断領域の境界線Lでブレードによる切断加工が行われたときに、半導体パッケージの側面となる切断面は、門形状の開口面積が大きくなったことにより銅系材料が少なくなることから、従来発生していた、半導体パッケージの側面に露出した外部接続用端子における銅系材料によるバリを小さくすることができる。
また、上述したハーフエッチング加工により形成する凹部11-1bの内面の幅をリード10の幅(100%)に形成した場合は、半導体パッケージの側面となる切断面は、リード11の側面の大部分が補強めっき層と外部接続用めっき層となり、側面に存在する銅系材料が格段と減る(他方の面側に存在する銅系材料の側面のみとなる)ため、銅系材料によるバリの発生をより一層抑制することができる。
その結果、ブレードにより個々の半導体パッケージに切断加工する工程の生産性も向上する。
According to the lead frame 1 of this embodiment, when the semiconductor package is soldered to an external device, the solder connection portion can be visually confirmed from the side, and the thickness is 7.5% or more of the plate thickness of the metal plate 10. By forming the reinforcing plating layer 14, even if the gate-shaped opening area is formed larger (wider) than before, the strength of the lead 11 does not decrease, and deformation occurring in the manufacturing process of the semiconductor package can be prevented. Then, when cutting is performed with a blade along the boundary line L of the cutting area, the cut surface, which is the side surface of the semiconductor package, has a large gate-shaped opening area, so that the amount of the copper-based material is reduced. It is possible to reduce burrs caused by the copper-based material in the external connection terminals exposed on the side surface of the semiconductor package, which has conventionally occurred.
Further, when the width of the inner surface of the concave portion 11-1b formed by the half-etching process described above is formed to the width of the lead 10 (100%), the cut surface that becomes the side surface of the semiconductor package covers most of the side surface of the lead 11. becomes a reinforcing plating layer and a plating layer for external connection, and the amount of copper-based material existing on the side is greatly reduced (only the side of the copper-based material existing on the other side), so the occurrence of burrs due to the copper-based material is minimized. can be further suppressed.
As a result, the productivity of the step of cutting into individual semiconductor packages with a blade is also improved.

実施例1
まず、金属板10として、厚さ0.2mmの銅系材料を準備し(図2(a)、図3(a)参照)、両面に第1のレジスト層R1としてドライフィルムレジストをラミネートした(図2(b)、図3(b)参照)。
次に、露光・現像を行い他方の面側(表面側)には全面を覆うエッチング・めっき兼用レジストマスク31を形成し、一方の面側(裏面側)には、図1に示したリードフレームにおける薄肉部11-1aに対応する部位に開口を有し、それ以外の部位を覆うエッチング・めっき兼用レジストマスク31を形成した(図2(c)、図3(c)参照)。
次に、エッチング液を用いてハーフエッチング加工を行い、金属板10の一方の面側に凹部11-1bを形成した(図2(d)、図3(d)参照)。ハーフエッチング加工の条件として、凹部11-1bは、金属板10の板厚の85%の深さで、(後で形成する)リード11の幅の60%の幅方向の両側には20%の幅の銅系材料を備える設定とした。
金属板10の一方の面側に凹部11-1bを形成した後、同じエッチング・めっき兼用レジストマスク31を用いてめっき加工を行い、凹部11-1b(の内面)に設定厚さ19μmのニッケルめっきを施すことで、一方の面側が開口した凹形状の補強用めっき層14を形成した(図2(e)、図3(e)参照)。
その後、両面のエッチング・めっき兼用レジストマスク31を除去した(図2(f)、図3(f)参照)。
Example 1
First, a copper-based material having a thickness of 0.2 mm was prepared as the metal plate 10 (see FIGS. 2(a) and 3(a)), and a dry film resist was laminated on both sides as a first resist layer R1 ( 2(b) and 3(b)).
Next, exposure and development are performed to form an etching/plating resist mask 31 covering the entire surface on the other surface side (front surface side), and on one surface side (rear surface side), the lead frame shown in FIG. An etching/plating resist mask 31 having an opening at a portion corresponding to the thin portion 11-1a and covering other portions was formed (see FIGS. 2(c) and 3(c)).
Next, half-etching is performed using an etchant to form a concave portion 11-1b on one side of the metal plate 10 (see FIGS. 2(d) and 3(d)). As conditions for the half-etching process, the recesses 11-1b have a depth of 85% of the plate thickness of the metal plate 10, and 60% of the width of the leads 11 (to be formed later) on both sides in the width direction. It was set to have a width of copper-based material.
After forming the concave portion 11-1b on one side of the metal plate 10, plating is performed using the same etching/plating resist mask 31, and the concave portion 11-1b (inner surface) is nickel plated with a set thickness of 19 μm. , a recessed reinforcement plated layer 14 with an opening on one side was formed (see FIGS. 2(e) and 3(e)).
Thereafter, the etching/plating resist mask 31 on both sides was removed (see FIGS. 2(f) and 3(f)).

次に、銅系金属板10の両面に第2のレジスト層R2としてドライフィルムレジストをラミネートした(図2(g)、図3(g)参照)。
そして、所定パターンが描画されたガラスマスクを用いて、露光・現像を行い他方の面側には、内部接続用端子となる領域(不図示)に対応する部位を開口し、それ以外の部位を覆っためっき用レジストマスク32を形成し、一方の面側には、凹形状の補強用めっき層14が形成された第1の領域11-1を含む第2の領域11-2に対応する部位を開口し、それ以外の部位を覆っためっき用レジストマスク32を形成した(図2(h)、図3(h)参照)。
次に、めっき加工を行い、順に設定厚さ1μmのニッケルめっき、設定厚さ0.01μmのパラジウムめっき、設定厚さ0.001μmの金めっきを施して、リード11の内部接続用端子となる領域(不図示)の表面に内部接続用めっき層(不図示)を形成するとともに、第2の領域11-2の表面に外部接続用めっき層12を形成した(図2(i)、図3(i)参照)。このめっき加工により先に形成した凹形状の補強めっき層14の上に外部接続用めっき層12が積層された構成になった。
その後、両面のレジストマスク32を除去した(図2(j)、図3(j)参照)。
Next, a dry film resist was laminated as a second resist layer R2 on both surfaces of the copper-based metal plate 10 (see FIGS. 2(g) and 3(g)).
Then, using a glass mask on which a predetermined pattern is drawn, exposure and development are performed, and on the other side, portions corresponding to regions (not shown) to be internal connection terminals are opened, and other portions are opened. A portion corresponding to the second region 11-2 including the first region 11-1 formed with the plating resist mask 32 and having the recessed reinforcement plating layer 14 formed on one surface side , and a resist mask 32 for plating was formed covering the other portions (see FIGS. 2(h) and 3(h)).
Next, plating is performed, and nickel plating with a set thickness of 1 μm, palladium plating with a set thickness of 0.01 μm, and gold plating with a set thickness of 0.001 μm are applied in order, so that the area that becomes the internal connection terminal of the lead 11 is formed. (not shown), an internal connection plating layer (not shown) was formed on the surface of the second region 11-2, and an external connection plating layer 12 was formed on the surface of the second region 11-2 (Fig. i)). By this plating process, the external connection plating layer 12 is laminated on the previously formed recessed reinforcing plating layer 14 .
After that, the resist masks 32 on both sides were removed (see FIGS. 2(j) and 3(j)).

次に、金属板10の両面に第3のレジスト層R3としてドライフィルムレジストをラミネートした(図3(k)参照)。
次に、露光・現像を行い他方の面側は、内部接続用端子となるニッケル、パラジウム、金のめっきが順に積層された部分を含めて所定のリードフレームとなる部位と、ダムバーとなる部位とを覆い、それ以外の部位を露出させたエッチング用レジストマスク33を形成し、一方の面側は、外部接続用端子となるニッケル、パラジウム、金のめっきが順に積層された部分を含めて所定のリードフレームとなる部位を覆い、それ以外の部位を露出させたエッチング用レジストマスク33を形成した(図3(l)参照)。
次に、エッチング加工を行い、金属板10から所定のリードフレーム、ダムバー形状を形成した(図3(m)参照)。
その後、両面のレジストマスク33を除去した(図3(n)参照)。
このようにして他方の面側に内部接続用端子を備え、一方の面側に外部接続用端子を備え、ダムバー13と接続したリード11の個々のパッケージに切断するための切断領域の境界線Lを跨ぐ部位が金属板10と補強めっき層14と外部接続用めっき層12で形成され、一方の面側には、外部接続用めっき層12の内側に、凹形状の開口を備えた実施例1のリードフレームを得た。
得られた実施例1のリードフレームには、凹形状の開口を備えたリード11の変形が無いことが確認できた。
Next, a dry film resist was laminated as a third resist layer R3 on both surfaces of the metal plate 10 (see FIG. 3(k)).
Next, exposure and development are carried out, and the other side has a portion that will become a predetermined lead frame, including a portion in which nickel, palladium, and gold plating are laminated in order as internal connection terminals, and a portion that will become a dam bar. is covered and other parts are exposed. An etching resist mask 33 was formed to cover the portion to be the lead frame and expose the other portions (see FIG. 3(l)).
Next, an etching process was performed to form a predetermined lead frame and dambar shape from the metal plate 10 (see FIG. 3(m)).
After that, the resist masks 33 on both sides were removed (see FIG. 3(n)).
The boundary line L of the cutting area for cutting the lead 11 connected to the dam bar 13 into individual packages having terminals for internal connection on the other side and terminals for external connection on one side. is formed of the metal plate 10, the reinforcing plating layer 14, and the plating layer 12 for external connection, and on one surface side, a concave opening is provided inside the plating layer 12 for external connection. obtained a lead frame.
In the obtained lead frame of Example 1, it was confirmed that there was no deformation of the lead 11 having the concave opening.

実施例2
金属板10の準備からエッチング・めっき兼用レジストマスク31の形成までを実施例1と略同様に行うが、金属板10の一方の面側に形成する凹部11-1bの内面の幅をリード11の幅と同じ幅になるよう開口したエッチング・めっき兼用レジストマスク31とし、実施例1と同じ深さで、ハーフエッチング加工を行い、金属板10の一方の面側に凹部11-1bを形成し、設定厚さ15μmのニッケルめっきを施すことで一方の面側が開口した凹形状の補強めっき層14を形成した。
その後の工程は、実施例1と同様に行うことで、他方の面側に内部接続用端子を備え、一方の面側に外部接続用端子を備え、ダムバー13と接続したリード11の個々のパッケージに切断するための切断領域の境界線Lを跨ぐ部位は、実施例1と同じく金属板10と補強めっき層14と外部接続用めっき層12で形成されるが、他方の面側に金属板10、側面に補強めっき層14と他方の面側の金属板10の側面、一方の面側に外部接続用めっき層12が、夫々露出した実施例2のリードフレームを得た。
得られた実施例2のリードフレームには、凹形状の開口を備えたリード11の変形が無いことが確認できた。
Example 2
Preparation of the metal plate 10 to formation of the etching/plating resist mask 31 are performed in substantially the same manner as in the first embodiment. An etching/plating resist mask 31 having an opening with the same width as the width is used, half-etching is performed to the same depth as in Example 1, and a concave portion 11-1b is formed on one side of the metal plate 10, By applying nickel plating with a set thickness of 15 μm, a recessed reinforcement plating layer 14 with an opening on one side was formed.
Subsequent steps are performed in the same manner as in Example 1, so that individual packages of leads 11 having terminals for internal connection on the other side and terminals for external connection on one side and connected to dam bars 13 are formed. The portion straddling the boundary line L of the cutting area for cutting into two is formed of the metal plate 10, the reinforcing plating layer 14, and the external connection plating layer 12 as in the first embodiment, but the metal plate 10 is formed on the other surface side. , the reinforcing plating layer 14 on the side surface, the side surface of the metal plate 10 on the other surface side, and the external connection plating layer 12 on the one surface side were exposed, respectively.
In the obtained lead frame of Example 2, it was confirmed that there was no deformation of the lead 11 having the concave opening.

比較例1
金属板10の準備から金属板10の一方の面側に凹部11-1bを形成するまでを実施例2と同様に行った後、設定厚さ11μmのニッケルめっきを施すことで、一方の面側が開口した凹形状の補強めっき層14を形成した。
その後の工程は、実施例2と同様に行うことで、他方の面側に内部接続用端子を備え、一方の面側に外部接続用端子を備え、ダムバー13と接続したリード11の個々のパッケージに切断するための切断領域の境界線Lを跨ぐ部位は、実施例1と同じく金属板10と補強めっき層14と外部接続用めっき層12で形成されるが、他方の面側に金属板10、側面に補強めっき層14と他方の面側の金属板10の側面、一方の面側に外部接続用めっき層12が、夫々露出した比較例1のリードフレームを得た。
得られた比較例1のリードフレームには、凹形状の開口を備えた数本のリード11に変形が確認され、補強めっき層14の厚さが金属板10の6.5%では、強度が不足することが認められる結果となった。
Comparative example 1
After preparing the metal plate 10 and forming the concave portion 11-1b on one side of the metal plate 10 in the same manner as in Example 2, nickel plating with a set thickness of 11 μm is applied to the one side. An open recessed reinforcing plating layer 14 was formed.
Subsequent steps are performed in the same manner as in Example 2, so that individual packages of leads 11 having terminals for internal connection on the other side and terminals for external connection on one side and connected to dam bars 13 are formed. The portion straddling the boundary line L of the cutting area for cutting into two is formed of the metal plate 10, the reinforcing plating layer 14, and the external connection plating layer 12 as in the first embodiment, but the metal plate 10 is formed on the other surface side. , the reinforcing plating layer 14 on the side surface, the side surface of the metal plate 10 on the other surface side, and the external connection plating layer 12 on the one surface side were exposed, respectively.
In the obtained lead frame of Comparative Example 1, deformation was confirmed in several leads 11 having concave openings, and when the thickness of the reinforcing plating layer 14 was 6.5% of the thickness of the metal plate 10, the strength was low. As a result, it was recognized that there was a shortage.

比較例2
実施例1と略同様に凹部11-1bを形成するが、ハーフエッチング加工の条件として、凹部11-1bは、金属板10の板厚の85%の深さで、(後に形成する)リード11の幅の70%の幅とし、凹部11-1bの幅方向の両側には15%の幅の銅系材料を備える設定とした。
そして、補強めっき層14を形成せずにエッチング・めっき兼用レジストマスク31を除去した。
その後の工程は、実施例1と同様に行うことで、他方の面側に内部接続用端子を備え、一方の面側に外部接続用端子を備え、ダムバー13と接続したリード11の個々のパッケージに切断するための切断領域の境界線Lを跨ぐ部位は、金属板10と外部接続用めっき層12で形成され、他方の面側と側面に金属板10、一方の面側に金属板10と外部接続用めっき層12が、夫々露出した比較例2のリードフレームを得た。
得られた比較例2のリードフレームには、凹形状の開口を備えた数本のリード11に変形が確認され、強度が不足することが認められる結果となった。
Comparative example 2
The concave portion 11-1b is formed in substantially the same manner as in Example 1, but the half-etching condition is that the concave portion 11-1b has a depth of 85% of the plate thickness of the metal plate 10, and the lead 11 (to be formed later). The width of the recess 11-1b is set to 70% of the width of the recess 11-1b, and the width of both sides of the recess 11-1b in the width direction is set to be 15% of the width of the copper-based material.
Then, the etching/plating resist mask 31 was removed without forming the reinforcing plating layer 14 .
Subsequent steps are performed in the same manner as in Example 1, so that individual packages of leads 11 having terminals for internal connection on the other side and terminals for external connection on one side and connected to dam bars 13 are formed. The part that crosses the boundary line L of the cutting area for cutting is formed of the metal plate 10 and the plating layer 12 for external connection, the metal plate 10 on the other surface side and the side surface, and the metal plate 10 on the one surface side. A lead frame of Comparative Example 2 in which the plating layers 12 for external connection were exposed was obtained.
In the obtained lead frame of Comparative Example 2, deformation was confirmed in several leads 11 having recessed openings, resulting in insufficient strength.

比較例3
実施例1と同様に凹部11-1bを形成した後、補強めっき層14を形成せずにエッチング・めっき兼用レジストマスク31を除去した。
その後の工程は、実施例1と同様に行うことで、他方の面側に内部接続用端子を備え、一方の面側に外部接続用端子を備え、ダムバー13と接続したリード11の個々のパッケージに切断するための切断領域の境界線Lを跨ぐ部位は、金属板10と外部接続用めっき層12で形成され、他方の面側と側面に金属板10、一方の面側に金属板10と外部接続用めっき層12が、夫々露出した比較例3のリードフレームを得た。
得られた比較例3のリードフレームには、凹形状の開口を備えた数本のリード11に変形が確認され、強度が不足することが認められる結果となった。
Comparative example 3
After forming the concave portion 11-1b in the same manner as in Example 1, the etching/plating resist mask 31 was removed without forming the reinforcing plating layer .
Subsequent steps are performed in the same manner as in Example 1, so that individual packages of leads 11 having terminals for internal connection on the other side and terminals for external connection on one side and connected to dam bars 13 are formed. The part that crosses the boundary line L of the cutting area for cutting is formed of the metal plate 10 and the plating layer 12 for external connection, the metal plate 10 on the other surface side and the side surface, and the metal plate 10 on the one surface side. A lead frame of Comparative Example 3 in which the plating layers 12 for external connection were exposed was obtained.
In the obtained lead frame of Comparative Example 3, deformation was confirmed in several leads 11 having recessed openings, resulting in insufficient strength.

1 リードフレーム
10 金属板
11 リード
11-1 第1の領域
11-1a 薄肉部
11-1b 凹部
11-2 第2の領域
12 外部接続用めっき層
13 ダムバー
14 補強めっき層
21 封止樹脂
31 エッチング・めっき兼用レジストマスク
32 めっき用レジストマスク
33 エッチング用レジストマスク
40 半導体パッケージ
80 外部機器
81 端子
90 半田
m1 マスキングテープ
R1 第1のレジスト層
R2 第2のレジスト層
R3 第3のレジスト層
1 Lead frame 10 Metal plate 11 Lead 11-1 First region 11-1a Thin portion 11-1b Recess 11-2 Second region 12 External connection plating layer 13 Dam bar 14 Reinforcing plating layer 21 Sealing resin 31 Etching/ Resist mask for plating 32 Resist mask for plating 33 Resist mask for etching 40 Semiconductor package 80 External device 81 Terminal 90 Solder m1 Masking tape R1 First resist layer R2 Second resist layer R3 Third resist layer

Claims (4)

一方の側の面及び側面に外部接続用端子が露出する半導体パッケージに用いられるリードフレームであって、
銅系材料からなる金属板より形成されたリードの、前記外部接続用端子となる領域の一部を含み、且つ、個々のパッケージに切断するための切断領域の境界線を跨る第1の領域に、一方の面側の前記金属板の板厚の75~90%の深さの凹みによって形成された薄肉部を有し、
前記薄肉部の表面に、凹形状の補強めっき層が、前記金属板の板厚の7.5%以上の厚さを有して形成され、
前記補強めっき層が形成された前記第1の領域を含む第2の領域における一方の面側の表面に、外部接続用めっき層が形成され、
前記リードの前記切断領域の境界線の凹形状底部の位置における前記外部接続用めっき層の表面が、前記金属板の一方の面側から該金属板の板厚の略50%以上の深さに位置することを特徴とするリードフレーム。
A lead frame used in a semiconductor package in which external connection terminals are exposed on one side surface and side surface,
In a first region of leads formed of a metal plate made of a copper-based material, including a part of the region to be the external connection terminal and straddling the boundary line of the cutting region for cutting into individual packages. , a thin portion formed by a recess having a depth of 75 to 90% of the plate thickness of the metal plate on one side,
A concave reinforcement plating layer is formed on the surface of the thin portion with a thickness of 7.5% or more of the thickness of the metal plate,
An external connection plating layer is formed on the surface of one side of the second region including the first region on which the reinforcing plating layer is formed,
The surface of the plating layer for external connection at the position of the recessed bottom portion of the boundary line of the cutting area of the lead is at a depth of approximately 50% or more of the thickness of the metal plate from one surface side of the metal plate. A lead frame characterized by a position.
前記補強めっき層は、ニッケルを含むめっき層であり、
前記補強めっき層と前記外部接続用めっき層とが積層されている部位のめっき層の厚さが、前記金属板の板厚の10%以上であることを特徴とする請求項1に記載のリードフレーム。
The reinforcing plating layer is a plating layer containing nickel,
2. The lead according to claim 1, wherein the thickness of the plated layer at the portion where the reinforcement plated layer and the external connection plated layer are laminated is 10% or more of the plate thickness of the metal plate. flame.
前記リードの側面は、前記金属板から前記補強めっき層が露出している部位を有することを特徴とする請求項1に記載のリードフレーム。 2. The lead frame according to claim 1, wherein the side surface of the lead has a portion where the reinforcing plating layer is exposed from the metal plate. 前記切断領域の境界線の位置における前記リードの側面は、前記補強めっき層が露出していることを特徴とする請求項1に記載のリードフレーム。 2. The lead frame according to claim 1, wherein the reinforcing plating layer is exposed on the side surface of the lead at the position of the boundary line of the cutting area.
JP2020014014A 2020-01-30 2020-01-30 Lead frame Active JP7292776B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2020014014A JP7292776B2 (en) 2020-01-30 2020-01-30 Lead frame
TW110102564A TWI784400B (en) 2020-01-30 2021-01-22 lead frame
CN202110118330.0A CN113270386A (en) 2020-01-30 2021-01-28 Lead frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2020014014A JP7292776B2 (en) 2020-01-30 2020-01-30 Lead frame

Publications (2)

Publication Number Publication Date
JP2021120992A JP2021120992A (en) 2021-08-19
JP7292776B2 true JP7292776B2 (en) 2023-06-19

Family

ID=77228027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020014014A Active JP7292776B2 (en) 2020-01-30 2020-01-30 Lead frame

Country Status (3)

Country Link
JP (1) JP7292776B2 (en)
CN (1) CN113270386A (en)
TW (1) TWI784400B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294715A (en) 1999-04-09 2000-10-20 Hitachi Ltd Semiconductor device and manufacture thereof
JP2006332472A (en) 2005-05-30 2006-12-07 Mitsui Chemicals Inc Semiconductor element mounting hollow package
JP2018200994A (en) 2017-05-29 2018-12-20 大口マテリアル株式会社 Lead frame and manufacturing method of the same
US20190206768A1 (en) 2017-12-29 2019-07-04 Texas Instruments Incorporated Integrated circuit packages with wettable flanks and methods of manufacturing the same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100740358B1 (en) * 2005-02-25 2007-07-16 야마하 가부시키가이샤 Sensor including lead frame and method of forming sensor including lead frame
TWI397964B (en) * 2011-01-19 2013-06-01 Unisem Mauritius Holdings Ltd Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US20140165389A1 (en) * 2012-12-14 2014-06-19 Byung Tai Do Integrated circuit packaging system with routable grid array lead frame
US9847235B2 (en) * 2014-02-26 2017-12-19 Infineon Technologies Ag Semiconductor device with plated lead frame, and method for manufacturing thereof
JP6414669B2 (en) * 2014-07-22 2018-10-31 大口マテリアル株式会社 Lead frame and manufacturing method thereof
JP6362111B2 (en) * 2014-12-01 2018-07-25 大口マテリアル株式会社 Lead frame manufacturing method
JP6525835B2 (en) * 2015-09-24 2019-06-05 Towa株式会社 Method of manufacturing electronic component
KR102529295B1 (en) * 2015-11-05 2023-05-08 후루카와 덴키 고교 가부시키가이샤 Lead frame material and its manufacturing method
JP6481895B2 (en) * 2015-12-16 2019-03-13 大口マテリアル株式会社 Lead frame for semiconductor device and manufacturing method thereof
DE102016105581A1 (en) * 2016-03-24 2017-09-28 Infineon Technologies Ag Redirecting solder material to a visually inspectable package surface
JP6757274B2 (en) * 2017-02-17 2020-09-16 新光電気工業株式会社 Lead frame and its manufacturing method
JP6772087B2 (en) * 2017-02-17 2020-10-21 新光電気工業株式会社 Lead frame and its manufacturing method
US10483445B2 (en) * 2017-08-31 2019-11-19 Nichia Corporation Lead frame, package for light emitting device, light emitting device, and method for manufacturing light emitting device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294715A (en) 1999-04-09 2000-10-20 Hitachi Ltd Semiconductor device and manufacture thereof
JP2006332472A (en) 2005-05-30 2006-12-07 Mitsui Chemicals Inc Semiconductor element mounting hollow package
JP2018200994A (en) 2017-05-29 2018-12-20 大口マテリアル株式会社 Lead frame and manufacturing method of the same
US20190206768A1 (en) 2017-12-29 2019-07-04 Texas Instruments Incorporated Integrated circuit packages with wettable flanks and methods of manufacturing the same

Also Published As

Publication number Publication date
TWI784400B (en) 2022-11-21
JP2021120992A (en) 2021-08-19
TW202145458A (en) 2021-12-01
CN113270386A (en) 2021-08-17

Similar Documents

Publication Publication Date Title
KR100300666B1 (en) Resin-sealed semiconductor device, circuit member used therefor and method of manufacturing circuit member
KR101064755B1 (en) Structure for multi-row lead frame and semiconductor package thereof and manufacture method thereof
US9117810B2 (en) Leadless semiconductor package and method of manufacture
JP6841550B2 (en) Lead frame and its manufacturing method
KR19980081036A (en) Resin-sealed semiconductor device, circuit member and resin manufacturing method thereof
JP2006210807A (en) Method for manufacturing semiconductor device
JPH06291234A (en) Semiconductor device lead frame and semiconductor device provided therewith
TWI787343B (en) Substrate for mounting semiconductor element and manufacturing method thereof
JP7193284B2 (en) Lead frame and lead frame manufacturing method
JP2021061266A (en) Lead frame
JP7292776B2 (en) Lead frame
JP7408885B2 (en) Lead frame
JP2008227410A (en) Semiconductor device and manufacturing method of the same
JP7509584B2 (en) Lead frame
JP2012146782A (en) Method of manufacturing lead frame for mounting semiconductor element
JP7184429B2 (en) Method for manufacturing substrate for mounting semiconductor device
JP7260372B2 (en) Method for manufacturing substrate for mounting semiconductor device
JP7004259B2 (en) Lead frame and its manufacturing method
JP2524645B2 (en) Lead frame and manufacturing method thereof
JP2005123363A (en) Lead frame for bcc and its manufacturing method, and semiconductor device using the same
JPH06177311A (en) Resin molding type semiconductor device
JP6562495B2 (en) Manufacturing method of semiconductor device
JPH08227961A (en) Lead frame for semiconductor device and its manufacture
JP2005260271A (en) Circuit member for resin-sealed semiconductor device
JP2000156428A (en) Lead frame for bga

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220823

TRDD Decision of grant or rejection written
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230428

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230502

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230601

R150 Certificate of patent or registration of utility model

Ref document number: 7292776

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350