JP7091406B2 - Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法 - Google Patents

Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法 Download PDF

Info

Publication number
JP7091406B2
JP7091406B2 JP2020149165A JP2020149165A JP7091406B2 JP 7091406 B2 JP7091406 B2 JP 7091406B2 JP 2020149165 A JP2020149165 A JP 2020149165A JP 2020149165 A JP2020149165 A JP 2020149165A JP 7091406 B2 JP7091406 B2 JP 7091406B2
Authority
JP
Japan
Prior art keywords
melting point
plating
mass
low melting
plated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020149165A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021048392A (ja
JP2021048392A5 (https=
Inventor
弘敏 西
毅 沢井
謙一郎 城川
聡一朗 尾前
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinryo Corp
Original Assignee
Shinryo Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinryo Corp filed Critical Shinryo Corp
Publication of JP2021048392A publication Critical patent/JP2021048392A/ja
Publication of JP2021048392A5 publication Critical patent/JP2021048392A5/ja
Application granted granted Critical
Publication of JP7091406B2 publication Critical patent/JP7091406B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
JP2020149165A 2019-09-11 2020-09-04 Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法 Active JP7091406B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2019165700 2019-09-11
JP2019165700 2019-09-11

Publications (3)

Publication Number Publication Date
JP2021048392A JP2021048392A (ja) 2021-03-25
JP2021048392A5 JP2021048392A5 (https=) 2022-01-20
JP7091406B2 true JP7091406B2 (ja) 2022-06-27

Family

ID=74876660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020149165A Active JP7091406B2 (ja) 2019-09-11 2020-09-04 Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法

Country Status (1)

Country Link
JP (1) JP7091406B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7091405B2 (ja) * 2019-09-11 2022-06-27 株式会社新菱 Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材および、その製造方法、ならびに半導体電子回路およびその実装方法
JP7080939B2 (ja) * 2020-09-04 2022-06-06 株式会社新菱 低融点接合部材およびその製造方法ならびに半導体電子回路およびその実装方法
CN116079062B (zh) 2023-02-20 2024-08-27 福州大学 一种三元Bi-In-Sn纳米合金材料及其液相超声制备方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000511466A (ja) 1996-05-10 2000-09-05 フォード、モーター、カンパニー ロウ組成
JP2001219267A (ja) 2000-02-09 2001-08-14 Nippon Macdermid Kk 錫−インジウム−ビスマスはんだ合金めっき層の形成方法
WO2008016140A1 (en) 2006-08-04 2008-02-07 Panasonic Corporation Bonding material, bonded portion and circuit board
JP2013521207A (ja) 2010-03-02 2013-06-10 サン−ゴバン グラス フランス 電気接続素子を備えた窓ガラス
JP5534122B1 (ja) 2014-02-04 2014-06-25 千住金属工業株式会社 核ボール、はんだペースト、フォームはんだ、フラックスコート核ボールおよびはんだ継手
WO2016056656A1 (ja) 2014-10-10 2016-04-14 石原ケミカル株式会社 合金バンプの製造方法
JP2018079480A (ja) 2016-11-14 2018-05-24 住友金属鉱山株式会社 低温用のＢｉ−Ｉｎ−Ｓｎ系はんだ合金、それを用いた電子部品実装基板及びその実装基板を搭載した装置
JP2021048391A (ja) 2019-09-11 2021-03-25 株式会社新菱 Ｓｎ−Ｂｉ−Ｉｎ系低融点接合部材および、その製造方法、ならびに半導体電子回路およびその実装方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5344607A (en) * 1993-06-16 1994-09-06 International Business Machines Corporation Lead-free, high tin, ternary solder alloy of tin, bismuth, and indium

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000511466A (ja) 1996-05-10 2000-09-05 フォード、モーター、カンパニー ロウ組成
JP2001219267A (ja) 2000-02-09 2001-08-14 Nippon Macdermid Kk 錫−インジウム−ビスマスはんだ合金めっき層の形成方法
WO2008016140A1 (en) 2006-08-04 2008-02-07 Panasonic Corporation Bonding material, bonded portion and circuit board
JP2013521207A (ja) 2010-03-02 2013-06-10 サン−ゴバン グラス フランス 電気接続素子を備えた窓ガラス
JP5534122B1 (ja) 2014-02-04 2014-06-25 千住金属工業株式会社 核ボール、はんだペースト、フォームはんだ、フラックスコート核ボールおよびはんだ継手
WO2016056656A1 (ja) 2014-10-10 2016-04-14 石原ケミカル株式会社 合金バンプの製造方法
JP2018079480A (ja) 2016-11-14 2018-05-24 住友金属鉱山株式会社 低温用のＢｉ−Ｉｎ−Ｓｎ系はんだ合金、それを用いた電子部品実装基板及びその実装基板を搭載した装置
JP2021048391A (ja) 2019-09-11 2021-03-25 株式会社新菱 Ｓｎ−Ｂｉ−Ｉｎ系低融点接合部材および、その製造方法、ならびに半導体電子回路およびその実装方法

Also Published As

Publication number Publication date
JP2021048392A (ja) 2021-03-25

Similar Documents

Publication Publication Date Title
TWI879799B (zh) Ｓｎ－Ｂｉ－Ｉｎ系低熔點接合構件及其製造方法，以及半導體電子回路及其構裝方法
JP7091406B2 (ja) Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法
US8444774B2 (en) Flux composition and process for use thereof
CN101009263B (zh) 用于半导体封装的印刷电路板以及其制造方法
JP7080867B2 (ja) Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材、微小部材および半導体電子回路、バンプの製造方法ならびに半導体電子回路の実装方法
JP2000260801A (ja) 半導体素子およびその製造方法
CN1301049C (zh) 锡焊方法及焊接结构体
JP4231157B2 (ja) はんだ粉末とその製造方法、およびソルダーペースト
JP7091405B2 (ja) Ｓｎ－Ｂｉ－Ｉｎ系低融点接合部材および、その製造方法、ならびに半導体電子回路およびその実装方法
KR20140119693A (ko) 배선 기판 및 배선 기판의 제조 방법
WO2004105053A1 (ja) 導電性ボール、電子部品の電極の形成方法および電子部品ならびに電子機器
JPH08164496A (ja) Ｓｎ−Ｚｎ系、Ｓｎ−Ｚｎ−Ｂｉ系はんだ及びその表面処理方法並びにそれを用いた実装品
JP7080939B2 (ja) 低融点接合部材およびその製造方法ならびに半導体電子回路およびその実装方法
Gupte et al. Effect of solder paste volume and reflow parameters on solder paste wicking and joint shear strength of Ni–Au-coated Cu spheres
WO2022050186A1 (ja) Ｓｎ－Ｉｎ系低融点接合部材およびその製造方法ならびに半導体電子回路およびその実装方法
CN114171484B (zh) 芯材料、电子部件和凸点电极的形成方法
WO2006017327A2 (en) Electrocodeposition of lead free tin alloys
Arshad et al. Under bump metallurgy (UBM)-A technology review for flip chip packaging
Karim et al. Lead-free bump interconnections for flip-chip applications
Azman et al. The Effect of Isothermal Aging on the Intermetallic Growth between SN100C Lead-Free Solders and ENIG Surface Finish
Adawiyah et al. Solder volume effect on interfacial reaction between Sn-Ag-Cu/ENImAg substrate
Karim et al. Lead-free solder bump technologies for flip-chip packaging applications
Li et al. Effects of surface finishes on the intermetallic growth and micro-structure evolution of the Sn3. 5Ag0. 7Cu lead-free solder joints
TWI313923B (en) Surface structure of semiconductor package substrate
Alam et al. Effect of 0.5 wt% Cu in Sn-3.5% Ag solder to retard interfacial reactions with the electroless Ni-P metallization for BGA solder joints application

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220112

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20220112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220208

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220310

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220405

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220422

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220510

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220614

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220615

R150 Certificate of patent or registration of utility model

Ref document number: 7091406

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250