JP7065794B2 - グラフベースの類似度検索を用いたｆｐｇａ実装のインクリメンタル方式による生成 - Google Patents

グラフベースの類似度検索を用いたｆｐｇａ実装のインクリメンタル方式による生成 Download PDF

Info

Publication number
JP7065794B2
JP7065794B2 JP2019001636A JP2019001636A JP7065794B2 JP 7065794 B2 JP7065794 B2 JP 7065794B2 JP 2019001636 A JP2019001636 A JP 2019001636A JP 2019001636 A JP2019001636 A JP 2019001636A JP 7065794 B2 JP7065794 B2 JP 7065794B2
Authority
JP
Japan
Prior art keywords
fpga
graph
implementation
similarity
similar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019001636A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019121404A (ja
JP2019121404A5 (enExample
Inventor
ルーベライ ドミニク
カルテ ハイコ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dspace GmbH
Original Assignee
Dspace GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dspace GmbH filed Critical Dspace GmbH
Publication of JP2019121404A publication Critical patent/JP2019121404A/ja
Publication of JP2019121404A5 publication Critical patent/JP2019121404A5/ja
Application granted granted Critical
Publication of JP7065794B2 publication Critical patent/JP7065794B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G06F30/347—Physical level, e.g. placement or routing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/901—Indexing; Data structures therefor; Storage structures
    • G06F16/9024—Graphs; Linked lists
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/903—Querying
    • G06F16/90335—Query processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2117/00—Details relating to the type or aim of the circuit design
    • G06F2117/06—Spare resources, e.g. for permanent fault suppression

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Databases & Information Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Computational Linguistics (AREA)
  • Software Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
JP2019001636A 2018-01-10 2019-01-09 グラフベースの類似度検索を用いたｆｐｇａ実装のインクリメンタル方式による生成 Active JP7065794B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102018100423.0A DE102018100423A1 (de) 2018-01-10 2018-01-10 Inkrementelles Generieren einer FPGA Implementierung mit Graphen-basierter Ähnlichkeitssuche
DE102018100423.0 2018-01-10

Publications (3)

Publication Number Publication Date
JP2019121404A JP2019121404A (ja) 2019-07-22
JP2019121404A5 JP2019121404A5 (enExample) 2021-12-23
JP7065794B2 true JP7065794B2 (ja) 2022-05-12

Family

ID=66995361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019001636A Active JP7065794B2 (ja) 2018-01-10 2019-01-09 グラフベースの類似度検索を用いたｆｐｇａ実装のインクリメンタル方式による生成

Country Status (4)

Country Link
US (1) US10706196B2 (enExample)
JP (1) JP7065794B2 (enExample)
CN (1) CN110020456B (enExample)
DE (1) DE102018100423A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111353182B (zh) * 2020-03-11 2023-05-05 电子科技大学 一种面向fpga芯片的网表环路识别方法
US20220321403A1 (en) * 2021-04-02 2022-10-06 Nokia Solutions And Networks Oy Programmable network segmentation for multi-tenant fpgas in cloud infrastructures
CN113836863B (zh) * 2021-09-30 2024-05-28 安徽大学 一种Logisim电路图的查重方法及系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001515247A (ja) 1997-08-28 2001-09-18 ザイリンクス， インコーポレイテッド 動的再形態特定可能演算用のｆｐｇａ設計方法
JP2017191556A (ja) 2016-04-15 2017-10-19 富士通株式会社 類似度検索装置、類似度検索方法および類似度検索プログラム

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3196950B2 (ja) * 1993-11-30 2001-08-06 日本電信電話株式会社 回路情報の検証システム
JPH11219379A (ja) * 1998-01-30 1999-08-10 Nec Eng Ltd Ｖｈｄｌモデルの変更方法
US6453454B1 (en) 1999-03-03 2002-09-17 Oridus Inc. Automatic engineering change order methodology
US7017043B1 (en) * 1999-03-19 2006-03-21 The Regents Of The University Of California Methods and systems for the identification of circuits and circuit designs
US7055120B2 (en) * 2000-12-06 2006-05-30 Cadence Design Systems, Inc. Method and apparatus for placing circuit modules
US7237214B1 (en) * 2003-03-04 2007-06-26 Synplicity, Inc. Method and apparatus for circuit partitioning and trace assignment in circuit design
US7394288B1 (en) * 2004-12-13 2008-07-01 Massachusetts Institute Of Technology Transferring data in a parallel processing environment
US7284228B1 (en) * 2005-07-19 2007-10-16 Xilinx, Inc. Methods of using ant colony optimization to pack designs into programmable logic devices
US8136076B2 (en) * 2006-08-31 2012-03-13 Fuji Xerox Co., Ltd. Method and system for mounting circuit design on reconfigurable device
KR100935124B1 (ko) * 2006-12-04 2010-01-06 후지쯔 가부시끼가이샤 회로 설계 지원 장치, 회로 설계 지원 방법, 회로 설계지원 프로그램을 기록한 컴퓨터 판독가능한 기록매체 및프린트 기판의 제조 방법
US20080162777A1 (en) * 2006-12-29 2008-07-03 Sap Ag Graph abstraction pattern for generic graph evaluation
US8060355B2 (en) * 2007-07-27 2011-11-15 Synopsys, Inc. Automatic, hierarchy-independent partitioning method for transistor-level circuit simulation
CN101620643B (zh) * 2009-07-03 2011-03-09 中国人民解放军国防科学技术大学 一种基于fpga的体系结构仿真系统设计方法
US8196081B1 (en) 2010-03-31 2012-06-05 Xilinx, Inc. Incremental placement and routing
US8533643B2 (en) * 2010-12-17 2013-09-10 Advanced Micro Devices, Inc. Method and apparatus for performing template-based classification of a circuit design
WO2012103151A2 (en) * 2011-01-25 2012-08-02 Micron Technology, Inc. State grouping for element utilization
CN102054110A (zh) * 2011-01-27 2011-05-11 复旦大学 Fpga可编程逻辑块通用装箱方法
US8904325B2 (en) * 2012-01-31 2014-12-02 Mentor Graphics Corporation Verification test set and test bench map maintenance
CN103366028B (zh) * 2012-03-31 2016-03-16 中国科学院微电子研究所 一种现场可编程门阵列芯片布局方法
US8578311B1 (en) * 2012-05-09 2013-11-05 International Business Machines Corporation Method and system for optimal diameter bounding of designs with complex feed-forward components
US10152557B2 (en) * 2014-01-31 2018-12-11 Google Llc Efficient similarity ranking for bipartite graphs
US9449133B2 (en) 2014-05-07 2016-09-20 Lattice Semiconductor Corporation Partition based design implementation for programmable logic devices
US9444702B1 (en) * 2015-02-06 2016-09-13 Netspeed Systems System and method for visualization of NoC performance based on simulation output
US9875333B1 (en) * 2016-01-19 2018-01-23 Cadence Design Systems, Inc. Comprehensive path based analysis process
CN105843982B (zh) * 2016-03-07 2019-04-12 深圳市紫光同创电子有限公司 用于可编程逻辑器件的位流生成方法、装置及设计系统

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001515247A (ja) 1997-08-28 2001-09-18 ザイリンクス， インコーポレイテッド 動的再形態特定可能演算用のｆｐｇａ設計方法
JP2017191556A (ja) 2016-04-15 2017-10-19 富士通株式会社 類似度検索装置、類似度検索方法および類似度検索プログラム

Also Published As

Publication number Publication date
CN110020456B (zh) 2024-08-27
US20190213294A1 (en) 2019-07-11
JP2019121404A (ja) 2019-07-22
DE102018100423A1 (de) 2019-07-11
US10706196B2 (en) 2020-07-07
CN110020456A (zh) 2019-07-16

Similar Documents

Publication Publication Date Title
JP2972540B2 (ja) Ｌｓｉ自動設計システム及びｌｓｉ自動設計方法
US5483470A (en) Timing verification by successive approximation
JP6902112B2 (ja) 人工知能および強化学習によるシステムオンチップ（ＳｏＣ）回路の設計システムおよび方法
EP1550059B1 (en) A system and method for reducing wire delay or congestion during synthesis of hardware solvers
JP2954894B2 (ja) 集積回路設計方法、集積回路設計のためのデータベース装置および集積回路設計支援装置
JP7065794B2 (ja) グラフベースの類似度検索を用いたｆｐｇａ実装のインクリメンタル方式による生成
US20150339434A1 (en) Virtual hierarchical layer propagation
US7065726B1 (en) System and method for guiding and optimizing formal verification for a circuit design
US20150331983A1 (en) Method for automatically generating a netlist of an fpga program
JP6173644B1 (ja) 情報処理装置、情報処理方法及び情報処理プログラム
JP2013152620A (ja) 高位合成装置，高位合成方法，高位合成プログラム，集積回路の設計方法
JP2020008973A (ja) 応力解析装置
CN109885580A (zh) 一种热点账户批量更新方法、装置、服务器和存储介质
JPH06274568A (ja) 階層図形データの展開方法
US6609234B2 (en) Ordering binary decision diagrams used in the formal equivalence verification of digital designs
US8595659B2 (en) Verification and reachability using an organic approach
US7490312B1 (en) Partition-based incremental implementation flow for use with a programmable logic device
Murphy et al. Balor: Hls source code evaluator based on custom graphs and hierarchical gnns
US20220277118A1 (en) Multi-Component Simulation Method and System
Chatterjee et al. A new incremental placement algorithm and its application to congestion-aware divisor extraction
US8701062B2 (en) Apparatus and method for generating a netlist using non-uniquified module during logic synthesis stage
D’Ippolito et al. Alloy+ hotcore: A fast approximation to unsat core
JPH05197774A (ja) 高位レベル合成における回路修正方式
JP2000150659A (ja) 半導体集積回路装置のレイアウト設計方法
JP2001117952A (ja) 最適設計システム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211111

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20211111

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20211111

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220317

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220328

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220426

R150 Certificate of patent or registration of utility model

Ref document number: 7065794

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250