JP2019121404A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2019121404A5 JP2019121404A5 JP2019001636A JP2019001636A JP2019121404A5 JP 2019121404 A5 JP2019121404 A5 JP 2019121404A5 JP 2019001636 A JP2019001636 A JP 2019001636A JP 2019001636 A JP2019001636 A JP 2019001636A JP 2019121404 A5 JP2019121404 A5 JP 2019121404A5
- Authority
- JP
- Japan
- Prior art keywords
- fpga
- graph
- implementation
- similar
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 24
- 230000002194 synthesizing effect Effects 0.000 claims 4
- 239000011159 matrix material Substances 0.000 claims 1
- 238000005457 optimization Methods 0.000 claims 1
- 230000009466 transformation Effects 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102018100423.0A DE102018100423A1 (de) | 2018-01-10 | 2018-01-10 | Inkrementelles Generieren einer FPGA Implementierung mit Graphen-basierter Ähnlichkeitssuche |
| DE102018100423.0 | 2018-01-10 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019121404A JP2019121404A (ja) | 2019-07-22 |
| JP2019121404A5 true JP2019121404A5 (enExample) | 2021-12-23 |
| JP7065794B2 JP7065794B2 (ja) | 2022-05-12 |
Family
ID=66995361
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019001636A Active JP7065794B2 (ja) | 2018-01-10 | 2019-01-09 | グラフベースの類似度検索を用いたfpga実装のインクリメンタル方式による生成 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10706196B2 (enExample) |
| JP (1) | JP7065794B2 (enExample) |
| CN (1) | CN110020456B (enExample) |
| DE (1) | DE102018100423A1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111353182B (zh) * | 2020-03-11 | 2023-05-05 | 电子科技大学 | 一种面向fpga芯片的网表环路识别方法 |
| US20220321403A1 (en) * | 2021-04-02 | 2022-10-06 | Nokia Solutions And Networks Oy | Programmable network segmentation for multi-tenant fpgas in cloud infrastructures |
| CN113836863B (zh) * | 2021-09-30 | 2024-05-28 | 安徽大学 | 一种Logisim电路图的查重方法及系统 |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3196950B2 (ja) * | 1993-11-30 | 2001-08-06 | 日本電信電話株式会社 | 回路情報の検証システム |
| US6078736A (en) | 1997-08-28 | 2000-06-20 | Xilinx, Inc. | Method of designing FPGAs for dynamically reconfigurable computing |
| JPH11219379A (ja) * | 1998-01-30 | 1999-08-10 | Nec Eng Ltd | Vhdlモデルの変更方法 |
| US6453454B1 (en) | 1999-03-03 | 2002-09-17 | Oridus Inc. | Automatic engineering change order methodology |
| US7017043B1 (en) * | 1999-03-19 | 2006-03-21 | The Regents Of The University Of California | Methods and systems for the identification of circuits and circuit designs |
| US7055120B2 (en) * | 2000-12-06 | 2006-05-30 | Cadence Design Systems, Inc. | Method and apparatus for placing circuit modules |
| US7237214B1 (en) * | 2003-03-04 | 2007-06-26 | Synplicity, Inc. | Method and apparatus for circuit partitioning and trace assignment in circuit design |
| US7394288B1 (en) * | 2004-12-13 | 2008-07-01 | Massachusetts Institute Of Technology | Transferring data in a parallel processing environment |
| US7284228B1 (en) * | 2005-07-19 | 2007-10-16 | Xilinx, Inc. | Methods of using ant colony optimization to pack designs into programmable logic devices |
| US8136076B2 (en) * | 2006-08-31 | 2012-03-13 | Fuji Xerox Co., Ltd. | Method and system for mounting circuit design on reconfigurable device |
| KR100935124B1 (ko) * | 2006-12-04 | 2010-01-06 | 후지쯔 가부시끼가이샤 | 회로 설계 지원 장치, 회로 설계 지원 방법, 회로 설계지원 프로그램을 기록한 컴퓨터 판독가능한 기록매체 및프린트 기판의 제조 방법 |
| US20080162777A1 (en) * | 2006-12-29 | 2008-07-03 | Sap Ag | Graph abstraction pattern for generic graph evaluation |
| US8060355B2 (en) * | 2007-07-27 | 2011-11-15 | Synopsys, Inc. | Automatic, hierarchy-independent partitioning method for transistor-level circuit simulation |
| CN101620643B (zh) * | 2009-07-03 | 2011-03-09 | 中国人民解放军国防科学技术大学 | 一种基于fpga的体系结构仿真系统设计方法 |
| US8196081B1 (en) | 2010-03-31 | 2012-06-05 | Xilinx, Inc. | Incremental placement and routing |
| US8533643B2 (en) * | 2010-12-17 | 2013-09-10 | Advanced Micro Devices, Inc. | Method and apparatus for performing template-based classification of a circuit design |
| WO2012103151A2 (en) * | 2011-01-25 | 2012-08-02 | Micron Technology, Inc. | State grouping for element utilization |
| CN102054110A (zh) * | 2011-01-27 | 2011-05-11 | 复旦大学 | Fpga可编程逻辑块通用装箱方法 |
| US8904325B2 (en) * | 2012-01-31 | 2014-12-02 | Mentor Graphics Corporation | Verification test set and test bench map maintenance |
| CN103366028B (zh) * | 2012-03-31 | 2016-03-16 | 中国科学院微电子研究所 | 一种现场可编程门阵列芯片布局方法 |
| US8578311B1 (en) * | 2012-05-09 | 2013-11-05 | International Business Machines Corporation | Method and system for optimal diameter bounding of designs with complex feed-forward components |
| US10152557B2 (en) * | 2014-01-31 | 2018-12-11 | Google Llc | Efficient similarity ranking for bipartite graphs |
| US9449133B2 (en) | 2014-05-07 | 2016-09-20 | Lattice Semiconductor Corporation | Partition based design implementation for programmable logic devices |
| US9444702B1 (en) * | 2015-02-06 | 2016-09-13 | Netspeed Systems | System and method for visualization of NoC performance based on simulation output |
| US9875333B1 (en) * | 2016-01-19 | 2018-01-23 | Cadence Design Systems, Inc. | Comprehensive path based analysis process |
| CN105843982B (zh) * | 2016-03-07 | 2019-04-12 | 深圳市紫光同创电子有限公司 | 用于可编程逻辑器件的位流生成方法、装置及设计系统 |
| JP2017191556A (ja) | 2016-04-15 | 2017-10-19 | 富士通株式会社 | 類似度検索装置、類似度検索方法および類似度検索プログラム |
-
2018
- 2018-01-10 DE DE102018100423.0A patent/DE102018100423A1/de active Pending
- 2018-12-03 US US16/207,457 patent/US10706196B2/en active Active
- 2018-12-28 CN CN201811616236.2A patent/CN110020456B/zh active Active
-
2019
- 2019-01-09 JP JP2019001636A patent/JP7065794B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20180004751A1 (en) | Methods and apparatus for subgraph matching in big data analysis | |
| CN107784026B (zh) | 一种etl数据处理方法及装置 | |
| CA2894702C (en) | Method, apparatus, and computer-readable medium for optimized data subsetting | |
| JP2015501469A5 (enExample) | ||
| CN108027816B (zh) | 数据管理系统、数据管理方法及记录介质 | |
| CN110147455A (zh) | 一种人脸匹配检索装置及方法 | |
| JP2019121404A5 (enExample) | ||
| JP2016539427A5 (enExample) | ||
| JPWO2014109009A1 (ja) | データベースの管理方法、管理計算機及び記憶媒体 | |
| JP2013164813A5 (ja) | 情報処理装置、及びその制御方法、プログラム | |
| TWI770967B (zh) | 一種神經網路的訓練方法、視頻識別方法及電腦設備和電腦可讀儲存介質 | |
| FI3800590T3 (fi) | Nopeutettuja upotuskerroksen laskentoja | |
| KR20160064826A (ko) | 지식 그래프 기반에서의 의미적 검색 서비스 제공장치 및 그 방법 | |
| US9881055B1 (en) | Language conversion based on S-expression tabular structure | |
| RU2014152871A (ru) | Способ формирования иерархической структуры данных, способ поиска данных с помощью иерархической структуры данных, сервер и постоянный машиночитаемый носитель | |
| US20250291789A1 (en) | Automated database updating and curation | |
| JP2018028905A5 (enExample) | ||
| CN114661940B (zh) | 一种适用于黑盒攻击下快速获取语音对抗样本的方法 | |
| JP2019121404A (ja) | グラフベースの類似度検索を用いたfpga実装のインクリメンタル方式による生成 | |
| JP2015176407A (ja) | 検索装置、検索方法、検索用プログラムおよび検索用データ構造 | |
| CN104598591A (zh) | 一种针对类型属性图模型的模型元素匹配方法 | |
| WO2016107297A1 (zh) | MapReduce 平台上基于本地密度的聚类方法 | |
| CN111984812B (zh) | 一种特征提取模型生成方法、图像检索方法、装置及设备 | |
| CN104699599B (zh) | 基于idUCf五元结构的过程间静态切片提取方法 | |
| CN107423402A (zh) | 海量结构化数据中的重复数据检测方法和系统 |