JP6542985B2 - アナログ−デジタル変換を実行する方法 - Google Patents

アナログ−デジタル変換を実行する方法 Download PDF

Info

Publication number
JP6542985B2
JP6542985B2 JP2018513445A JP2018513445A JP6542985B2 JP 6542985 B2 JP6542985 B2 JP 6542985B2 JP 2018513445 A JP2018513445 A JP 2018513445A JP 2018513445 A JP2018513445 A JP 2018513445A JP 6542985 B2 JP6542985 B2 JP 6542985B2
Authority
JP
Japan
Prior art keywords
range
digital
analog
sigma
delta modulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018513445A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018527839A (ja
JP2018527839A5 (enExample
Inventor
フィリポフ オウゾウノフ，ソティー
フィリポフ オウゾウノフ，ソティー
ポル，ケタン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips NV filed Critical Koninklijke Philips NV
Publication of JP2018527839A publication Critical patent/JP2018527839A/ja
Publication of JP2018527839A5 publication Critical patent/JP2018527839A5/ja
Application granted granted Critical
Publication of JP6542985B2 publication Critical patent/JP6542985B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/478—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication
    • H03M3/488—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication using automatic control
    • H03M3/49—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication using automatic control in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/32—Delta-sigma modulation with special provisions or arrangements for power saving, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains, by selectively turning on stages when needed
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/464—Details of the digital/analogue conversion in the feedback path
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/494—Sampling or signal conditioning arrangements specially adapted for delta-sigma type analogue/digital conversion systems
    • H03M3/496—Details of sampling arrangements or methods
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M3/43—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
    • H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)
JP2018513445A 2015-09-15 2016-09-06 アナログ−デジタル変換を実行する方法 Active JP6542985B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP15185239.9 2015-09-15
EP15185239 2015-09-15
PCT/EP2016/070912 WO2017045962A1 (en) 2015-09-15 2016-09-06 Method of performing analog-to-digital conversion

Publications (3)

Publication Number Publication Date
JP2018527839A JP2018527839A (ja) 2018-09-20
JP2018527839A5 JP2018527839A5 (enExample) 2019-03-22
JP6542985B2 true JP6542985B2 (ja) 2019-07-10

Family

ID=54145675

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018513445A Active JP6542985B2 (ja) 2015-09-15 2016-09-06 アナログ−デジタル変換を実行する方法

Country Status (5)

Country Link
US (1) US10284223B2 (enExample)
EP (1) EP3350929A1 (enExample)
JP (1) JP6542985B2 (enExample)
CN (1) CN108028662B (enExample)
WO (1) WO2017045962A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA3001746A1 (en) 2015-10-07 2017-04-13 The Governing Council Of The University Of Toronto Wireless power and data transmission system for wearable and implantable devices
CA3029898C (en) 2016-07-20 2024-11-12 Governing Council Univ Toronto NEUROSTIMULATOR AND METHOD OF ADMINISTRATING STIMULATION IN RESPONSE TO A PREDICTED OR DETECTED NEUROPHYSIOLOGICAL STATE
US9780798B1 (en) * 2016-11-01 2017-10-03 Texas Instruments Incorporated Digital modulator entropy source
US10574257B2 (en) * 2018-02-09 2020-02-25 The Regents Of The University Of California Predictive digital autoranging analog-to-digital converter
US11265010B2 (en) * 2019-04-29 2022-03-01 Mediatek Inc. Incremental analog-to-digital converter
US11949426B2 (en) * 2020-12-16 2024-04-02 Qualcomm Incorporated Configurable analog-to-digital conversion parameters
US12431913B1 (en) 2022-06-22 2025-09-30 Arrowhead Center, Inc. Dynamic predictive sampling and processing

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5187482A (en) 1992-03-02 1993-02-16 General Electric Company Delta sigma analog-to-digital converter with increased dynamic range
JP3813125B2 (ja) * 2001-02-08 2006-08-23 アナログ デバイスズ インコーポレイテッド 可変フルスケールを有するマルチビット・シグマデルタ・アナログ・ディジタル変換器
US7295645B1 (en) 2002-01-29 2007-11-13 Ellipsis Digital Systems, Inc. System, method and apparatus to implement low power high performance transceivers with scalable analog to digital conversion resolution and dynamic range
JP2006140600A (ja) * 2004-11-10 2006-06-01 Fujitsu Ltd シグマデルタａ／ｄ変換器
US7456766B2 (en) * 2006-07-19 2008-11-25 Qualcomm Incorporated Sigma-delta modulation with offset
WO2007107188A1 (en) * 2006-03-23 2007-09-27 Freescale Semiconductor, Inc. Electronic device and integrated circuit comprising a delta-sigma converter and method therefor
GB0617848D0 (en) * 2006-09-11 2006-10-18 Global Silicon Ltd A random number generator
US7446686B2 (en) 2006-09-22 2008-11-04 Cirrus Logic, Inc. Incremental delta-sigma data converters with improved stability over wide input voltage ranges
US7656330B2 (en) * 2007-05-23 2010-02-02 Analog Devices, Inc. Automatic range shift system and method for an analog to digital converter
WO2009077200A1 (en) * 2007-12-19 2009-06-25 St Wireless Sa A multi-bit sigma-delta modulator with reduced niumber of bits in feedback path
US7825837B1 (en) 2008-09-05 2010-11-02 National Semiconductor Corporation Background calibration method for analog-to-digital converters
CN101764616B (zh) * 2009-11-27 2012-05-02 四川和芯微电子股份有限公司 一种具有宽输入范围的σ-δ调变器
JP5094916B2 (ja) * 2010-06-09 2012-12-12 株式会社半導体理工学研究センター パイプライン・ａｄ変換回路
US8665126B2 (en) * 2010-12-08 2014-03-04 National Semiconductor Corporation ΣΔ difference-of-squares LOG-RMS to DC converter with forward and feedback paths signal squaring
US8723706B1 (en) 2012-08-28 2014-05-13 Maxim Integrated Products, Inc. Multi-step ADC with sub-ADC calibration
US9344104B1 (en) * 2013-05-18 2016-05-17 S9Estre, Llc Digital to analog converter and analog to digital converter calibration techniques
US20150031971A1 (en) 2013-07-26 2015-01-29 Covidien Lp Methods and systems for using an estimate signal to improve signal resolution in a physiological monitor
JP2015103820A (ja) * 2013-11-20 2015-06-04 株式会社東芝 アナログ／ディジタル変換器及びアナログ／ディジタル変換方法

Also Published As

Publication number Publication date
EP3350929A1 (en) 2018-07-25
JP2018527839A (ja) 2018-09-20
CN108028662A (zh) 2018-05-11
US10284223B2 (en) 2019-05-07
WO2017045962A1 (en) 2017-03-23
CN108028662B (zh) 2022-01-25
US20180269896A1 (en) 2018-09-20

Similar Documents

Publication Publication Date Title
JP6542985B2 (ja) アナログ−デジタル変換を実行する方法
CN111327323B (zh) 无源噪声整形过采样逐次逼近模数转换器及控制方法
Li et al. A sub-microwatt asynchronous level-crossing ADC for biomedical applications
US9197240B1 (en) Method and circuit for noise shaping SAR analog-to-digital converter
US10158369B2 (en) A/D converter
JP2016039490A (ja) Ａ／ｄ変換器
Santos et al. A survey on nonlinear analog-to-digital converters
Markus et al. Incremental delta-sigma structures for DC measurement: An overview
JP6206738B2 (ja) Ａｄ変換器
Brewer et al. A 100dB SNR 2.5 MS/s output data rate/spl Delta//spl Sigma/ADC
US7379002B1 (en) Methods and apparatus for a multi-mode analog-to-digital converter
CN104184478A (zh) 互补共源共栅反相器及增量Sigma-Delta模数转换电路
He et al. Self-dithering technique for high-resolution SAR ADC design
Wang et al. Near-optimal decoding of incremental delta-sigma ADC output
US9077374B2 (en) Resolution-boosted sigma delta analog-to-digital converter
Leene et al. A 0.016 mm2 12 b $\Delta\Sigma $ SAR With 14 fJ/conv. for Ultra Low Power Biosensor Arrays
Maslik et al. Continuous-time acquisition of biosignals using a charge-based ADC topology
Liew et al. A 0.5-V 1.13-μW/channel neural recording interface with digital multiplexing scheme
Chen et al. History, present state-of-art and future of incremental ADCs
KR20220157220A (ko) 양방향 전압 제어 발진기를 이용한 대역 통과 아날로그 디지털 변환기
Porrazzo et al. A 1-V 99-to-75dB SNDR, 256Hz–16kHz bandwidth, 8.6-to-39µW reconfigurable SC ΔΣ Modulator for autonomous biomedical applications
Van Assche et al. FREYA: A 0.023-mm $^ 2$/Channel, 20.8-$\mu $ W/Channel, Event-Driven 8-Channel SoC for Spiking End-to-End Sensing of Time-Sparse Biosignals
Lin et al. A 0.9 V Adaptive Sampling Rate Differential Level Crossing-SAR ADC for Biomedical Signal Acquisition System
Pan et al. A two-step linear-exponential incremental ADC with slope extended counting
Temes Micropower data converters: A tutorial

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180316

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190207

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190207

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20190207

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190214

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190226

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190508

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190521

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190613

R150 Certificate of patent or registration of utility model

Ref document number: 6542985

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250