JP6537450B2 - デジタルクロックソースを有するマイクロコントローラ - Google Patents

デジタルクロックソースを有するマイクロコントローラ Download PDF

Info

Publication number
JP6537450B2
JP6537450B2 JP2015544168A JP2015544168A JP6537450B2 JP 6537450 B2 JP6537450 B2 JP 6537450B2 JP 2015544168 A JP2015544168 A JP 2015544168A JP 2015544168 A JP2015544168 A JP 2015544168A JP 6537450 B2 JP6537450 B2 JP 6537450B2
Authority
JP
Japan
Prior art keywords
clock
microcontroller
internal
oscillator
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015544168A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016501406A5 (https=
JP2016501406A (ja
Inventor
ショーン スティードマン，
ショーン スティードマン，
ファニー ドゥベンヘイジ，
ファニー ドゥベンヘイジ，
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microchip Technology Inc
Original Assignee
Microchip Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Inc filed Critical Microchip Technology Inc
Publication of JP2016501406A publication Critical patent/JP2016501406A/ja
Publication of JP2016501406A5 publication Critical patent/JP2016501406A5/ja
Application granted granted Critical
Publication of JP6537450B2 publication Critical patent/JP6537450B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Microcomputers (AREA)
JP2015544168A 2012-11-26 2013-11-25 デジタルクロックソースを有するマイクロコントローラ Expired - Fee Related JP6537450B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261729699P 2012-11-26 2012-11-26
US61/729,699 2012-11-26
US14/087,844 2013-11-22
US14/087,844 US9632526B2 (en) 2012-11-26 2013-11-22 Microcontroller with digital clock source
PCT/US2013/071631 WO2014082029A1 (en) 2012-11-26 2013-11-25 Microcontroller with digital clock source

Publications (3)

Publication Number Publication Date
JP2016501406A JP2016501406A (ja) 2016-01-18
JP2016501406A5 JP2016501406A5 (https=) 2017-01-12
JP6537450B2 true JP6537450B2 (ja) 2019-07-03

Family

ID=50772733

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015544168A Expired - Fee Related JP6537450B2 (ja) 2012-11-26 2013-11-25 デジタルクロックソースを有するマイクロコントローラ

Country Status (7)

Country Link
US (1) US9632526B2 (https=)
EP (1) EP2923247A1 (https=)
JP (1) JP6537450B2 (https=)
KR (1) KR20150090096A (https=)
CN (2) CN104813250A (https=)
TW (1) TWI611287B (https=)
WO (1) WO2014082029A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT201900002967A1 (it) * 2019-02-28 2020-08-28 St Microelectronics Srl Sistema di elaborazione, corrispondente apparato e corrispondente procedimento

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371765A (en) * 1992-07-10 1994-12-06 Hewlett-Packard Company Binary phase accumulator for decimal frequency synthesis
FR2709624B1 (fr) * 1993-08-31 1995-11-17 Sgs Thomson Microelectronics Synthétiseur de fréquence.
GB9414729D0 (en) * 1994-07-21 1994-09-07 Mitel Corp Digital phase locked loop
US5673005A (en) * 1995-08-18 1997-09-30 International Business Machine Corporation Time standard circuit with delay line oscillator
US5670915A (en) * 1996-05-24 1997-09-23 Microchip Technology Incorporated Accurate RC oscillator having peak - to - peak voltage control
US6236278B1 (en) * 2000-02-16 2001-05-22 National Semiconductor Corporation Apparatus and method for a fast locking phase locked loop
DE10024783C2 (de) * 2000-05-19 2002-05-08 Micronas Munich Gmbh Digitaler Taktgenerator
US6954114B2 (en) * 2002-04-26 2005-10-11 Broadcom Corporation NCO with rational frequency and normalized phase
US7262645B2 (en) * 2002-12-19 2007-08-28 Broadcom Corporation System and method for adjusting the phase of a frequency-locked clock
US7362263B2 (en) * 2003-09-04 2008-04-22 Seiko Epson Corporation Keeping accurate time for a hybrid GPS receiver and mobile phone when powered off
DE102004050621B4 (de) * 2003-11-03 2011-03-10 Heidelberger Druckmaschinen Ag Schaltkreis zur Taktinterpolation
JP4064338B2 (ja) * 2003-12-10 2008-03-19 松下電器産業株式会社 デルタシグマ型分数分周ｐｌｌシンセサイザ
US7102403B2 (en) * 2005-02-03 2006-09-05 Mediatek Incorporation Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof
KR100645530B1 (ko) * 2005-07-28 2006-11-14 삼성전자주식회사 저음특성 향상을 위한 어쿠스틱 필터를 가진 스테레오스피커 장치
JP4807978B2 (ja) * 2005-07-29 2011-11-02 フェリカネットワークス株式会社 通信装置および通信方法
GB2437571B (en) * 2006-04-26 2011-07-20 Zarlink Semiconductor Inc Digitally controlled oscillator with jitter shaping capability
US7208990B1 (en) * 2006-04-28 2007-04-24 Giga-Tronics, Inc. Low noise microwave frequency synthesizer having loop accumulation
US7536570B2 (en) * 2006-10-02 2009-05-19 Silicon Laboratories Inc. Microcontroller unit (MCU) with suspend mode
CN100474333C (zh) * 2007-02-05 2009-04-01 凤凰微电子（中国）有限公司 一种实现高速大容量智能卡时钟管理的单元及方法
US8014485B2 (en) * 2007-05-17 2011-09-06 Advanced Micro Devices, Inc. Techniques for integrated circuit clock management using multiple clock generators
CN101135921B (zh) * 2007-10-10 2010-04-14 威盛电子股份有限公司 多时钟切换装置及其切换方法
EP2141797A1 (en) * 2008-07-02 2010-01-06 Nxp B.V. Circuit with a time to digital converter and phase measuring method
US7724097B2 (en) * 2008-08-28 2010-05-25 Resonance Semiconductor Corporation Direct digital synthesizer for reference frequency generation
US8063669B2 (en) * 2008-11-06 2011-11-22 Nokia Corporation Frequency synthesizer having a plurality of independent output tones
US8228431B2 (en) * 2009-08-31 2012-07-24 Silicon Laboratories Inc. Digital phase lock loop configurable as a frequency estimator
US9002488B2 (en) 2010-02-22 2015-04-07 Cypress Semiconductor Corporation Clock synthesis systems, circuits and methods
TWI424305B (zh) * 2010-04-08 2014-01-21 Via Telecom Co Ltd 時脈產生器、時脈產生方法、與行動通訊裝置
JPWO2012070305A1 (ja) * 2010-11-26 2014-05-19 日本電気株式会社 Ｐｌｌ回路
CN102142838A (zh) * 2011-03-18 2011-08-03 深圳市国微电子股份有限公司 一种数字频率合成器
KR101341924B1 (ko) * 2011-10-21 2013-12-19 포항공과대학교 산학협력단 정전식 터치센서
CN103116424A (zh) * 2011-11-16 2013-05-22 飞思卡尔半导体公司 触摸板电容式传感器电路
CA2994607C (en) * 2011-12-14 2019-12-31 Northrop Grumman Guidance And Electronics Company, Inc. Reconfigurable correlator for a navigation system

Also Published As

Publication number Publication date
TWI611287B (zh) 2018-01-11
TW201432410A (zh) 2014-08-16
WO2014082029A1 (en) 2014-05-30
CN111142609A (zh) 2020-05-12
US20140145774A1 (en) 2014-05-29
EP2923247A1 (en) 2015-09-30
JP2016501406A (ja) 2016-01-18
KR20150090096A (ko) 2015-08-05
US9632526B2 (en) 2017-04-25
CN104813250A (zh) 2015-07-29

Similar Documents

Publication Publication Date Title
US6914460B1 (en) Counter-based clock doubler circuits and methods
CN107817871B (zh) 实时时钟的频率偏移校正精确度
US11947378B2 (en) Event controlled clock switching
US6489817B1 (en) Clock divider using positive and negative edge triggered state machines
US6795519B2 (en) Fractional divider
Padma et al. Design & Development of micro-controlled system using VHDL with the help of UART Tx & Rx
US7624209B1 (en) Method of and circuit for enabling variable latency data transfers
JP6118827B2 (ja) 高分解能パルス幅変調器
CN104904120B (zh) 增强型数值控制振荡器
JP6537450B2 (ja) デジタルクロックソースを有するマイクロコントローラ
WO2012168533A1 (en) Apparatus for glitchless clock divider with fast clock change and method thereof
US9397667B2 (en) Shared divide by N clock divider
JP3479389B2 (ja) データ処理システム及び半導体集積回路
CN101084625A (zh) 具有数字到频率转换器和/或脉冲频率调制器的微控制器
Gomez-Cornejo et al. Interface tasks oriented 8-bit soft-core processor
Lahti et al. Designing a clock cycle accurate application with high-level synthesis
Olivier et al. A hardware time manager implementation for the Xenomai real-time Kernel of embedded Linux
JP4691791B2 (ja) データ処理システム
Jovanović et al. Glitch free clock switching techniques in modern microcontrollers
JP2016501406A5 (https=)
Reprogrammable et al. Fusion Family of Mixed-Signal Flash FPGAs
Memory Fusion Family of Mixed-Signal Flash FPGAs
Memory Extended Temperature Fusion Family of Mixed Signal FPGAs Features and Benefits
JPH0452713A (ja) クロック制御装置
Hintenaus Digital Electronics

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161122

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20161122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170726

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170810

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171109

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20180129

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180524

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20180531

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20180629

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190604

R150 Certificate of patent or registration of utility model

Ref document number: 6537450

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees