JP6521983B2 - 最適周波数での一層遅いスキャン出力ハンドリング - Google Patents

最適周波数での一層遅いスキャン出力ハンドリング Download PDF

Info

Publication number
JP6521983B2
JP6521983B2 JP2016544161A JP2016544161A JP6521983B2 JP 6521983 B2 JP6521983 B2 JP 6521983B2 JP 2016544161 A JP2016544161 A JP 2016544161A JP 2016544161 A JP2016544161 A JP 2016544161A JP 6521983 B2 JP6521983 B2 JP 6521983B2
Authority
JP
Japan
Prior art keywords
scan
outputs
clock
inputs
packing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016544161A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017507323A5 (enExample
JP2017507323A (ja
Inventor
クマール ミッタル ラジェシュ
クマール ミッタル ラジェシュ
シャファット カウーサ ムダシール
シャファット カウーサ ムダシール
ナラヤナン ポティ スリナス
ナラヤナン ポティ スリナス
Original Assignee
日本テキサス・インスツルメンツ合同会社
テキサス インスツルメンツ インコーポレイテッド
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ合同会社, テキサス インスツルメンツ インコーポレイテッド, テキサス インスツルメンツ インコーポレイテッド filed Critical 日本テキサス・インスツルメンツ合同会社
Publication of JP2017507323A publication Critical patent/JP2017507323A/ja
Publication of JP2017507323A5 publication Critical patent/JP2017507323A5/ja
Application granted granted Critical
Publication of JP6521983B2 publication Critical patent/JP6521983B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318335—Test pattern compression or decompression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31727—Clock circuits aspects, e.g. test clock circuit details, timing aspects for signal generation, circuits for testing clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2016544161A 2013-12-31 2014-12-31 最適周波数での一層遅いスキャン出力ハンドリング Active JP6521983B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/145,293 US9261560B2 (en) 2013-12-31 2013-12-31 Handling slower scan outputs at optimal frequency
US14/145,293 2013-12-31
PCT/US2014/073090 WO2015103440A1 (en) 2013-12-31 2014-12-31 Handling slower scan outputs at optimal frequency

Publications (3)

Publication Number Publication Date
JP2017507323A JP2017507323A (ja) 2017-03-16
JP2017507323A5 JP2017507323A5 (enExample) 2018-02-15
JP6521983B2 true JP6521983B2 (ja) 2019-05-29

Family

ID=53481402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016544161A Active JP6521983B2 (ja) 2013-12-31 2014-12-31 最適周波数での一層遅いスキャン出力ハンドリング

Country Status (5)

Country Link
US (1) US9261560B2 (enExample)
EP (1) EP3090268B1 (enExample)
JP (1) JP6521983B2 (enExample)
CN (1) CN105874343B (enExample)
WO (1) WO2015103440A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9448284B2 (en) * 2014-05-08 2016-09-20 Texas Instruments Incorporated Method and apparatus for test time reduction using fractional data packing
EP3153873A1 (en) * 2015-10-07 2017-04-12 Lantiq Beteiligungs-GmbH & Co. KG On-chip test pattern generation
US10060979B2 (en) 2016-08-02 2018-08-28 Texas Instruments Incorporated Generating multiple pseudo static control signals using on-chip JTAG state machine
US11073557B2 (en) * 2019-05-08 2021-07-27 Texas Instruments Incorporated Phase controlled codec block scan of a partitioned circuit device
JP1656709S (enExample) * 2019-05-31 2020-04-06
JP2021038982A (ja) * 2019-09-02 2021-03-11 株式会社東芝 半導体装置
US12175176B2 (en) * 2021-03-17 2024-12-24 Synopsys, Inc. Fast synthesis of logical circuit design with predictive timing
TWI800925B (zh) * 2021-09-17 2023-05-01 瑞昱半導體股份有限公司 測試系統以及測試方法
EP4232833B1 (en) * 2022-01-05 2024-10-09 Google LLC High-throughput scan architecture
US12203985B1 (en) 2023-07-17 2025-01-21 Stmicroelectronics International N.V. Test-time optimization with few slow scan pads

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59211147A (ja) * 1983-05-16 1984-11-29 Fujitsu Ltd スキヤンアドレス生成方式
US5663966A (en) * 1996-07-24 1997-09-02 International Business Machines Corporation System and method for minimizing simultaneous switching during scan-based testing
JP3196013B2 (ja) * 1996-12-12 2001-08-06 株式会社日立製作所 論理集積回路
US6694467B2 (en) * 1999-06-24 2004-02-17 Texas Instruments Incorporated Low power testing of very large circuits
JP3845016B2 (ja) * 1999-11-23 2006-11-15 メンター・グラフィクス・コーポレーション テスト中回路技術分野へのテストパターンの連続的な適用およびデコンプレッション
US6545549B2 (en) * 2000-03-02 2003-04-08 Texas Instruments Incorporated Remotely controllable phase locked loop clock circuit
US6766487B2 (en) * 2000-03-09 2004-07-20 Texas Instruments Incorporated Divided scan path with decode logic receiving select control signals
EP1146343B1 (en) * 2000-03-09 2005-02-23 Texas Instruments Incorporated Adapting Scan-BIST architectures for low power operation
US8091002B2 (en) * 2001-02-15 2012-01-03 Syntest Technologies, Inc. Multiple-capture DFT system to reduce peak capture power during self-test or scan test
JP2004093351A (ja) * 2002-08-30 2004-03-25 Matsushita Electric Ind Co Ltd 組み込み自己検査回路
US7231570B2 (en) * 2004-05-26 2007-06-12 Syntest Technologies, Inc. Method and apparatus for multi-level scan compression
JP2006003317A (ja) * 2004-06-21 2006-01-05 Renesas Technology Corp スキャンテスト回路
EP1994419B1 (en) * 2006-02-17 2013-11-06 Mentor Graphics Corporation Multi-stage test response compactors
US7404126B2 (en) * 2006-03-29 2008-07-22 Texas Instruments Incorporated Scan tests tolerant to indeterminate states when employing signature analysis to analyze test outputs
US7793179B2 (en) * 2006-06-27 2010-09-07 Silicon Image, Inc. Test clock control structures to generate configurable test clocks for scan-based testing of electronic circuits using programmable test clock controllers
US7372305B1 (en) * 2006-10-31 2008-05-13 International Business Machines Corporation Scannable dynamic logic latch circuit
US7823034B2 (en) * 2007-04-13 2010-10-26 Synopsys, Inc. Pipeline of additional storage elements to shift input/output data of combinational scan compression circuit
JP2009222644A (ja) * 2008-03-18 2009-10-01 Toshiba Corp 半導体集積回路、及び設計自動化システム
US8726112B2 (en) * 2008-07-18 2014-05-13 Mentor Graphics Corporation Scan test application through high-speed serial input/outputs
US8856601B2 (en) 2009-08-25 2014-10-07 Texas Instruments Incorporated Scan compression architecture with bypassable scan chains for low test mode power
US8205125B2 (en) * 2009-10-23 2012-06-19 Texas Instruments Incorporated Enhanced control in scan tests of integrated circuits with partitioned scan chains
US8458543B2 (en) 2010-01-07 2013-06-04 Freescale Semiconductor, Inc. Scan based test architecture and method
US8464117B2 (en) * 2010-05-25 2013-06-11 Freescale Semiconductor, Inc. System for testing integrated circuit with asynchronous clock domains
US8887018B2 (en) 2010-06-11 2014-11-11 Texas Instruments Incorporated Masking circuit removing unknown bit from cell in scan chain
US8887019B2 (en) * 2010-11-16 2014-11-11 Cadence Design Systems, Inc. Method and system for providing efficient on-product clock generation for domains compatible with compression
US9746519B2 (en) * 2011-03-25 2017-08-29 Nxp B.V. Circuit for securing scan chain data
US8671320B2 (en) 2011-06-21 2014-03-11 Lsi Corporation Integrated circuit comprising scan test circuitry with controllable number of capture pulses
JP6221433B2 (ja) * 2013-07-09 2017-11-01 株式会社ソシオネクスト 半導体集積回路

Also Published As

Publication number Publication date
US20150185283A1 (en) 2015-07-02
US9261560B2 (en) 2016-02-16
EP3090268A4 (en) 2017-08-30
CN105874343B (zh) 2019-05-14
EP3090268B1 (en) 2019-09-04
WO2015103440A1 (en) 2015-07-09
EP3090268A1 (en) 2016-11-09
JP2017507323A (ja) 2017-03-16
CN105874343A (zh) 2016-08-17

Similar Documents

Publication Publication Date Title
JP6521983B2 (ja) 最適周波数での一層遅いスキャン出力ハンドリング
US20120159274A1 (en) Apparatus to facilitate built-in self-test data collection
US20170115351A1 (en) Dynamic independent test partition clock
KR100880832B1 (ko) 코-디버깅 기능을 지원하는 반도체 집적회로 및 반도체집적회로 테스트 시스템
JP2013092517A (ja) スキャン・チェーン用動的クロック領域バイパス
CN103913702A (zh) 对基于扫描的测试减小扫描移位时局部级峰值功率的系统
CN114667455B (zh) 用于测试电路的通用压缩器架构
US9222981B2 (en) Global low power capture scheme for cores
US11374561B2 (en) Integrated circuit and method of testing
US9599673B2 (en) Structural testing of integrated circuits
CN112154338A (zh) 用于测试压缩的灵活的等距解压缩器架构
US10078114B2 (en) Test point circuit, scan flip-flop for sequential test, semiconductor device and design device
US9009553B2 (en) Scan chain configuration for test-per-clock based on circuit topology
Yang et al. Enhancing silicon debug via periodic monitoring
US20060041806A1 (en) Testing method for semiconductor device and testing circuit for semiconductor device
US8793545B2 (en) Apparatus and method for clock glitch detection during at-speed testing
EP4232833A1 (en) High-throughput scan architecture
JP4685036B2 (ja) 半導体装置及びそのテスト方法
US12442859B1 (en) Directional control of scan capture through shared wrapper cells
JPWO2008120389A1 (ja) メモリテスト回路、半導体集積回路およびメモリテスト方法
KR20240178647A (ko) 로직 비스트 회로 및 이를 포함한 반도체 디바이스
Rabenalt et al. Highly efficient test response compaction using a hierarchical X-masking technique
JP2007271346A (ja) 半導体集積回路
Das et al. Two-input linear cascade in space compression
Das et al. Test response compaction in VLSI BIST with array of two-input linear logic

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20160630

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171228

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20171228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181205

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20190305

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190324

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190417

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190423

R150 Certificate of patent or registration of utility model

Ref document number: 6521983

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250