JP6370498B2 - コンピューティングデバイス内の複数のｓｏｃの間における動作状態の協調のための方法およびシステム - Google Patents

コンピューティングデバイス内の複数のｓｏｃの間における動作状態の協調のための方法およびシステム Download PDF

Info

Publication number
JP6370498B2
JP6370498B2 JP2017542845A JP2017542845A JP6370498B2 JP 6370498 B2 JP6370498 B2 JP 6370498B2 JP 2017542845 A JP2017542845 A JP 2017542845A JP 2017542845 A JP2017542845 A JP 2017542845A JP 6370498 B2 JP6370498 B2 JP 6370498B2
Authority
JP
Japan
Prior art keywords
soc
processor
information
state
computing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017542845A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018515822A5 (enExample
JP2018515822A (ja
Inventor
ホスロ・モハンマド・ラビ
ヴィジェイ・ナーイカル・スブラマニアム
ヴェヌ・ゴパル・ラオ・ミュール
ヴェンカタ・キラン・クマル・マトゥリ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2018515822A publication Critical patent/JP2018515822A/ja
Publication of JP2018515822A5 publication Critical patent/JP2018515822A5/ja
Application granted granted Critical
Publication of JP6370498B2 publication Critical patent/JP6370498B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Telephone Function (AREA)
  • Mobile Radio Communication Systems (AREA)
JP2017542845A 2015-03-13 2016-02-03 コンピューティングデバイス内の複数のｓｏｃの間における動作状態の協調のための方法およびシステム Active JP6370498B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/657,107 2015-03-13
US14/657,107 US9939869B2 (en) 2015-03-13 2015-03-13 Methods and systems for coordination of operating states amongst multiple SOCs within a computing device
PCT/US2016/016279 WO2016148788A1 (en) 2015-03-13 2016-02-03 METHODS AND SYSTEMS FOR COORDINATION OF OPERATING STATES AMONGST MULTIPLE SOCs WITHIN A COMPUTING DEVICE

Publications (3)

Publication Number Publication Date
JP2018515822A JP2018515822A (ja) 2018-06-14
JP2018515822A5 JP2018515822A5 (enExample) 2018-07-26
JP6370498B2 true JP6370498B2 (ja) 2018-08-08

Family

ID=55485304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017542845A Active JP6370498B2 (ja) 2015-03-13 2016-02-03 コンピューティングデバイス内の複数のｓｏｃの間における動作状態の協調のための方法およびシステム

Country Status (6)

Country Link
US (1) US9939869B2 (enExample)
EP (1) EP3268842B1 (enExample)
JP (1) JP6370498B2 (enExample)
CN (1) CN107407956B (enExample)
TW (1) TW201643607A (enExample)
WO (1) WO2016148788A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9971397B2 (en) 2014-10-08 2018-05-15 Apple Inc. Methods and apparatus for managing power with an inter-processor communication link between independently operable processors
US10085214B2 (en) 2016-01-27 2018-09-25 Apple Inc. Apparatus and methods for wake-limiting with an inter-device communication link
US10191852B2 (en) 2016-02-29 2019-01-29 Apple Inc. Methods and apparatus for locking at least a portion of a shared memory resource
US10198364B2 (en) 2016-03-31 2019-02-05 Apple Inc. Memory access protection apparatus and methods for memory mapped access between independently operable processors
US10474517B2 (en) * 2016-07-18 2019-11-12 American Megatrends International, Llc Techniques of storing operational states of processes at particular memory locations of an embedded-system device
US10423209B2 (en) * 2017-02-13 2019-09-24 Apple Inc. Systems and methods for coherent power management
US10642781B2 (en) * 2017-04-07 2020-05-05 Qualcomm Incorporated Boot time determination of calibration parameters for a component coupled to a system-on-chip
US10838450B2 (en) 2018-09-28 2020-11-17 Apple Inc. Methods and apparatus for synchronization of time between independently operable processors
US11443713B2 (en) 2020-01-30 2022-09-13 Apple Inc. Billboard for context information sharing
TWI748570B (zh) * 2020-07-22 2021-12-01 瑞昱半導體股份有限公司 資料處理裝置
CN114064556B (zh) * 2020-07-29 2024-07-19 瑞昱半导体股份有限公司 数据处理装置
TWI749867B (zh) 2020-11-12 2021-12-11 華碩電腦股份有限公司 無線收發裝置
US11592889B2 (en) * 2021-05-12 2023-02-28 Apple Inc. Die-to-die dynamic clock and power gating
CN114020136B (zh) * 2021-09-24 2022-11-29 荣耀终端有限公司 电子设备的运行方法和电子设备

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020124199A1 (en) * 2001-02-16 2002-09-05 Fernando John Susantha Method and apparatus for transferring multi-source/multi-sink control signals using a differential signaling technique
AU2002252173A1 (en) 2001-02-28 2002-09-12 Brecis Communications Corporation A security system with an intelligent dma controller
US20040032605A1 (en) * 2002-08-14 2004-02-19 Regimbal Laurent A. Monitoring patterns of use for peripheral device access
EP1677175B1 (en) 2004-12-31 2013-08-28 ST-Ericsson SA Dynamic power management in system on chips (SOC)
US7461274B2 (en) * 2005-08-23 2008-12-02 International Business Machines Corporation Method for maximizing server utilization in a resource constrained environment
US8286014B2 (en) 2008-03-25 2012-10-09 Intel Corporation Power management for a system on a chip (SoC)
US8990591B2 (en) 2009-12-31 2015-03-24 Intel Corporation Power management system for selectively changing the power state of devices using an OS power management framework and non-OS power management framework
US8489904B2 (en) 2010-03-25 2013-07-16 International Business Machines Corporation Allocating computing system power levels responsive to service level agreements
US8656198B2 (en) * 2010-04-26 2014-02-18 Advanced Micro Devices Method and apparatus for memory power management
JP2011235454A (ja) * 2010-05-06 2011-11-24 Seiko Epson Corp 通信制御装置
CN102270030B (zh) * 2010-05-07 2015-09-09 三星电子株式会社 片上系统、具有其的设备以及该片上系统的电力控制方法
CN102778943B (zh) * 2011-05-10 2016-07-06 联想(北京)有限公司 状态控制方法、装置及便携终端
US10101797B2 (en) * 2014-09-27 2018-10-16 Intel Corporation Efficient power management of UART interface
US20160154452A1 (en) * 2014-12-02 2016-06-02 Arm Limited System and method for controlling the power mode of operation of a memory device

Also Published As

Publication number Publication date
EP3268842B1 (en) 2020-03-18
CN107407956A (zh) 2017-11-28
US20160266633A1 (en) 2016-09-15
WO2016148788A1 (en) 2016-09-22
EP3268842A1 (en) 2018-01-17
CN107407956B (zh) 2020-04-28
JP2018515822A (ja) 2018-06-14
US9939869B2 (en) 2018-04-10
TW201643607A (zh) 2016-12-16

Similar Documents

Publication Publication Date Title
JP6370498B2 (ja) コンピューティングデバイス内の複数のｓｏｃの間における動作状態の協調のための方法およびシステム
US9697124B2 (en) Systems and methods for providing dynamic cache extension in a multi-cluster heterogeneous processor architecture
US9626295B2 (en) Systems and methods for scheduling tasks in a heterogeneous processor cluster architecture using cache demand monitoring
TWI557550B (zh) 應用程式感知之無線電電力節約
JP5734505B2 (ja) ポータブルコンピューティングデバイスのマルチコアプロセッサにおける複数のコアへの電力を動的に制御するための方法およびシステム
EP3345070B1 (en) Systems and methods for dynamically adjusting memory state transition timers
US10564708B2 (en) Opportunistic waking of an application processor
US20160216752A1 (en) System on chip, method of managing power thereof, and electronic device
CN106255937A (zh) 具有始终通电的处理器的片上系统
JP5773288B2 (ja) ハイスピードインターチップｈｓｉｃインタフェースに基づくウェイクアップ方法、ホットスワップ方法、およびデバイス
US9285856B2 (en) Method and system for rapid entry into and for rapid exiting from sleep states for processors of a portable computing device
JP2017519274A (ja) プロセッサコアの電力モードを制御するためのレイテンシベースの電力モードユニット、ならびに関連する方法およびシステム
CN114816031B (zh) 终端设备的省电方法、终端设备及介质
WO2019128573A1 (zh) 信息处理方法、装置、计算机设备和计算机可读存储介质
CN109992360A (zh) 进程处理方法和装置、电子设备、计算机可读存储介质
CN109992309A (zh) 应用程序处理方法和装置、电子设备、计算机可读存储介质
US11606316B2 (en) System and method for modem stabilization when waiting for AP-driven link recovery
WO2025036322A1 (zh) 一种网络连接方法、系统及相关装置
CN115509738A (zh) 休眠模式选择方法、装置、电子设备及计算机可读介质

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170914

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180508

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180508

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180508

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180531

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180611

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180710

R150 Certificate of patent or registration of utility model

Ref document number: 6370498

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250