JP6297208B2 - システムオンチップ用のメモリを拡張するためのシステムおよび方法 - Google Patents

システムオンチップ用のメモリを拡張するためのシステムおよび方法 Download PDF

Info

Publication number
JP6297208B2
JP6297208B2 JP2017508005A JP2017508005A JP6297208B2 JP 6297208 B2 JP6297208 B2 JP 6297208B2 JP 2017508005 A JP2017508005 A JP 2017508005A JP 2017508005 A JP2017508005 A JP 2017508005A JP 6297208 B2 JP6297208 B2 JP 6297208B2
Authority
JP
Japan
Prior art keywords
memory
soc
bus
virtual
volatile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2017508005A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017528813A (ja
JP2017528813A5 (enExample
Inventor
デクスター・タミオ・チュン
スリアナラヤナ・チナ・チトゥッルリ
ヤンル・リ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017528813A publication Critical patent/JP2017528813A/ja
Publication of JP2017528813A5 publication Critical patent/JP2017528813A5/ja
Application granted granted Critical
Publication of JP6297208B2 publication Critical patent/JP6297208B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G06F3/0607—Improving or facilitating administration, e.g. storage management by facilitating the process of upgrading existing storage systems, e.g. for improving compatibility between host and storage device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0631—Configuration or reconfiguration of storage systems by allocating resources to storage systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0662—Virtualisation aspects
    • G06F3/0665—Virtualisation aspects at area level, e.g. provisioning of virtual or logical volumes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1048—Scalability
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/15—Use in a specific computing environment
    • G06F2212/152—Virtualized environment, e.g. logically partitioned system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/17—Embedded application
    • G06F2212/171—Portable consumer electronics, e.g. mobile phone
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/206—Memory mapped I/O
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/21—Employing a record carrier using a specific recording technology
    • G06F2212/214—Solid state disk
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/26—Using a specific storage system architecture
    • G06F2212/261—Storage comprising a plurality of storage devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/654—Look-ahead translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7201—Logical to physical mapping or translation of blocks or pages

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
  • Stored Programmes (AREA)
  • Power Sources (AREA)
JP2017508005A 2014-08-20 2015-08-13 システムオンチップ用のメモリを拡張するためのシステムおよび方法 Expired - Fee Related JP6297208B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/464,598 US9823846B2 (en) 2014-08-20 2014-08-20 Systems and methods for expanding memory for a system on chip
US14/464,598 2014-08-20
PCT/US2015/045133 WO2016028607A1 (en) 2014-08-20 2015-08-13 Systems and methods for expanding memory for a system on chip

Publications (3)

Publication Number Publication Date
JP2017528813A JP2017528813A (ja) 2017-09-28
JP2017528813A5 JP2017528813A5 (enExample) 2018-02-15
JP6297208B2 true JP6297208B2 (ja) 2018-03-20

Family

ID=54015206

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017508005A Expired - Fee Related JP6297208B2 (ja) 2014-08-20 2015-08-13 システムオンチップ用のメモリを拡張するためのシステムおよび方法

Country Status (5)

Country Link
US (1) US9823846B2 (enExample)
EP (1) EP3183661B1 (enExample)
JP (1) JP6297208B2 (enExample)
CN (1) CN106575273B (enExample)
WO (1) WO2016028607A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10582017B2 (en) * 2015-12-24 2020-03-03 Intel Corporation Techniques to provide wireless storage and processing capabilities
US10877885B2 (en) * 2016-06-30 2020-12-29 Huawei Technologies Co., Ltd. Electronic device data operation method and electronic device for improved electronic device storage
EP3333709B1 (en) * 2016-12-06 2019-07-24 NXP USA, Inc. Memory management
US20180335828A1 (en) * 2017-05-19 2018-11-22 Qualcomm Incorporated Systems and methods for reducing memory power consumption via device-specific customization of ddr interface parameters
WO2020132962A1 (zh) * 2018-12-26 2020-07-02 华为技术有限公司 安全元件、数据处理装置及数据处理方法
CN110209360B (zh) * 2019-06-28 2024-08-09 深圳市亿道数码技术有限公司 基于PCIe信号转eMMC的M.2形式的存储装置
CN113595844B (zh) * 2021-08-03 2022-07-08 北京国科天迅科技有限公司 一种数据交互的方法及装置

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09106370A (ja) * 1995-10-12 1997-04-22 Canon Inc メモリ制御装置及びその方法及び情報処理装置
US5793620A (en) * 1996-03-12 1998-08-11 Rave Engineering Computer extension board connected to an expansion board
US6141712A (en) 1998-01-30 2000-10-31 Object Technology Licensing Corporation Apparatus and method for modeling behavior of expansion boards in a computer system
JP3669889B2 (ja) 1999-04-28 2005-07-13 シャープ株式会社 半導体集積回路装置
DE10015193A1 (de) 2000-03-27 2001-10-25 Infineon Technologies Ag Hochintegrierte System-on-Chip-Systeme mit nichtflüchtigen Speichereinheiten
JP4695348B2 (ja) 2004-05-27 2011-06-08 株式会社リコー カード型メモリ、画像形成装置、画像形成装置起動方法
JP2007141066A (ja) * 2005-11-21 2007-06-07 Toshiba Corp 情報処理装置およびメモリアドレス空間割り当て方法
US7613876B2 (en) * 2006-06-08 2009-11-03 Bitmicro Networks, Inc. Hybrid multi-tiered caching storage system
CN101145400A (zh) * 2006-09-13 2008-03-19 上海华虹Nec电子有限公司 内嵌存储器的soc位映射实现方法
US20080183945A1 (en) * 2007-01-31 2008-07-31 Hughes Nathan J Firmware relocation
US8209463B2 (en) 2008-02-05 2012-06-26 Spansion Llc Expansion slots for flash memory based random access memory subsystem
US8417870B2 (en) * 2009-07-16 2013-04-09 Netlist, Inc. System and method of increasing addressable memory space on a memory board
US8069300B2 (en) * 2008-09-30 2011-11-29 Micron Technology, Inc. Solid state storage device controller with expansion mode
US8341380B2 (en) * 2009-09-22 2012-12-25 Nvidia Corporation Efficient memory translator with variable size cache line coverage
US9032411B2 (en) * 2009-12-25 2015-05-12 International Business Machines Corporation Logical extended map to demonstrate core activity including L2 and L3 cache hit and miss ratio
US8396998B2 (en) * 2010-12-10 2013-03-12 Kingston Technology Corp. Memory-module extender card for visually decoding addresses from diagnostic programs and ignoring operating system accesses
US8959298B2 (en) * 2012-12-10 2015-02-17 Qualcomm Incorporated System and method for managing performance of a computing device having dissimilar memory types
US9110795B2 (en) * 2012-12-10 2015-08-18 Qualcomm Incorporated System and method for dynamically allocating memory in a memory subsystem having asymmetric memory components
KR20140093505A (ko) * 2013-01-18 2014-07-28 삼성전자주식회사 단말기의 메모리 확장 장치 및 방법
US9501222B2 (en) * 2014-05-09 2016-11-22 Micron Technology, Inc. Protection zones in virtualized physical addresses for reconfigurable memory systems using a memory abstraction

Also Published As

Publication number Publication date
JP2017528813A (ja) 2017-09-28
EP3183661A1 (en) 2017-06-28
WO2016028607A1 (en) 2016-02-25
CN106575273B (zh) 2019-12-13
CN106575273A (zh) 2017-04-19
US9823846B2 (en) 2017-11-21
EP3183661B1 (en) 2019-10-23
US20160054928A1 (en) 2016-02-25

Similar Documents

Publication Publication Date Title
JP6297208B2 (ja) システムオンチップ用のメモリを拡張するためのシステムおよび方法
US20230027240A1 (en) Apparatus and method to share host system ram with mass storage memory ram
EP3289465B1 (en) Systems and methods for optimizing memory power consumption in a heterogeneous system memory
US10991446B2 (en) Electronic device performing training on memory device by rank unit and training method thereof
CN107179996B (zh) 数据存储装置和其操作方法
KR102367982B1 (ko) 데이터 저장 장치와 이를 포함하는 데이터 처리 시스템
US10163508B2 (en) Supporting multiple memory types in a memory slot
US20160162416A1 (en) Apparatus and Method for Reducing Latency Between Host and a Storage Device
US9189397B2 (en) Data storage device including buffer memory
JP2017506391A (ja) Ｄｒａｍ欠陥のカーネルマスキング
US9983930B2 (en) Systems and methods for implementing error correcting code regions in a memory
KR102258126B1 (ko) 메모리 컨트롤러의 작동 방법, 이를 포함하는 데이터 저장 장치, 및 이를 포함하는 데이터 처리 시스템
US20150134886A1 (en) Data storage device
US20170123707A1 (en) Memory cells configured in multiple configuration modes
US20180365425A1 (en) Systems and methods for securely booting a system on chip via a virtual collated internal memory pool
KR20160061703A (ko) 내부 카피 동작을 수행하는 메모리 장치
JP2017532657A (ja) 圧縮アルゴリズムのためのキャッシュバンク分散
US10503406B2 (en) Data storage device and data processing system having the same
US9530466B1 (en) System and method for memory access dynamic mode switching
US11567862B2 (en) Configurable NVM set to tradeoff between performance and user space
CN108351789A (zh) 电子装置及其启动方法
JP6259755B2 (ja) メモリ・システムにおけるチャネル深さ調整
US20250068560A1 (en) Method and device for configuring zones of zns ssd
CN107111560A (zh) 用于在非统一存储器架构中提供改进的延迟的系统和方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170221

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180104

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180104

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180104

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180122

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180220

R150 Certificate of patent or registration of utility model

Ref document number: 6297208

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees