JP6257757B2 - カメラ制御インターフェース拡張バス - Google Patents
カメラ制御インターフェース拡張バス Download PDFInfo
- Publication number
- JP6257757B2 JP6257757B2 JP2016519659A JP2016519659A JP6257757B2 JP 6257757 B2 JP6257757 B2 JP 6257757B2 JP 2016519659 A JP2016519659 A JP 2016519659A JP 2016519659 A JP2016519659 A JP 2016519659A JP 6257757 B2 JP6257757 B2 JP 6257757B2
- Authority
- JP
- Japan
- Prior art keywords
- serial bus
- symbols
- wire serial
- bus
- sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Information Transfer Systems (AREA)
- Dc Digital Transmission (AREA)
- Multimedia (AREA)
Applications Claiming Priority (11)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361834151P | 2013-06-12 | 2013-06-12 | |
| US61/834,151 | 2013-06-12 | ||
| US201361836777P | 2013-06-19 | 2013-06-19 | |
| US61/836,777 | 2013-06-19 | ||
| US201361886002P | 2013-10-02 | 2013-10-02 | |
| US61/886,002 | 2013-10-02 | ||
| US14/302,365 | 2014-06-11 | ||
| US14/302,362 US9552325B2 (en) | 2013-06-12 | 2014-06-11 | Camera control interface extension bus |
| US14/302,365 US9582457B2 (en) | 2013-06-12 | 2014-06-11 | Camera control interface extension bus |
| US14/302,362 | 2014-06-11 | ||
| PCT/US2014/042188 WO2014201293A1 (en) | 2013-06-12 | 2014-06-12 | Camera control interface extension bus |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016528589A JP2016528589A (ja) | 2016-09-15 |
| JP2016528589A5 JP2016528589A5 (cg-RX-API-DMAC7.html) | 2017-06-29 |
| JP6257757B2 true JP6257757B2 (ja) | 2018-01-10 |
Family
ID=52020259
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016519659A Expired - Fee Related JP6257757B2 (ja) | 2013-06-12 | 2014-06-12 | カメラ制御インターフェース拡張バス |
| JP2016519656A Ceased JP2016528588A (ja) | 2013-06-12 | 2014-06-12 | カメラ制御インターフェース拡張バス |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016519656A Ceased JP2016528588A (ja) | 2013-06-12 | 2014-06-12 | カメラ制御インターフェース拡張バス |
Country Status (8)
| Country | Link |
|---|---|
| US (4) | US9552325B2 (cg-RX-API-DMAC7.html) |
| EP (2) | EP3008609B1 (cg-RX-API-DMAC7.html) |
| JP (2) | JP6257757B2 (cg-RX-API-DMAC7.html) |
| KR (2) | KR101790900B1 (cg-RX-API-DMAC7.html) |
| CN (2) | CN105283862B (cg-RX-API-DMAC7.html) |
| CA (2) | CA2911401A1 (cg-RX-API-DMAC7.html) |
| TW (1) | TWI607318B (cg-RX-API-DMAC7.html) |
| WO (2) | WO2014201293A1 (cg-RX-API-DMAC7.html) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9552325B2 (en) | 2013-06-12 | 2017-01-24 | Qualcomm Incorporated | Camera control interface extension bus |
| US9519603B2 (en) * | 2013-09-09 | 2016-12-13 | Qualcomm Incorporated | Method and apparatus to enable multiple masters to operate in a single master bus architecture |
| US20150100711A1 (en) * | 2013-10-07 | 2015-04-09 | Qualcomm Incorporated | Low power camera control interface bus and devices |
| WO2015126983A1 (en) * | 2014-02-18 | 2015-08-27 | Qualcomm Incorporated | Technique to avoid metastability condition and avoid unintentional state changes of legacy i2c devices on a multi-mode bus |
| US10139875B2 (en) | 2014-02-20 | 2018-11-27 | Qualcomm Incorporated | Farewell reset and restart method for coexistence of legacy and next generation devices over a shared multi-mode bus |
| US9852104B2 (en) | 2014-02-20 | 2017-12-26 | Qualcomm Incorporated | Coexistence of legacy and next generation devices over a shared multi-mode bus |
| US9710423B2 (en) * | 2014-04-02 | 2017-07-18 | Qualcomm Incorporated | Methods to send extra information in-band on inter-integrated circuit (I2C) bus |
| US10417172B2 (en) | 2014-04-28 | 2019-09-17 | Qualcomm Incorporated | Sensors global bus |
| US9734121B2 (en) | 2014-04-28 | 2017-08-15 | Qualcomm Incorporated | Sensors global bus |
| US9571155B2 (en) * | 2014-08-25 | 2017-02-14 | Samsung Display Co., Ltd. | Method of startup sequence for a panel interface |
| KR20170126904A (ko) * | 2015-03-11 | 2017-11-20 | 퀄컴 인코포레이티드 | 공유 멀티 모드 버스 상에서 레거시 및 차세대 디바이스들의 공존을 위한 페어웰 리셋 및 재시작 방법 |
| US9996483B2 (en) * | 2015-04-10 | 2018-06-12 | Qualcomm Incorporated | N-base numbers to physical wire states symbols translation method |
| US20160335213A1 (en) * | 2015-05-13 | 2016-11-17 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | Motherboard with multiple interfaces |
| US9727506B2 (en) | 2015-10-01 | 2017-08-08 | Sony Corporation | Communication system, communication system control method, and program |
| JP2018534847A (ja) * | 2015-10-05 | 2018-11-22 | クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ | マルチレーンｎ階乗符号化通信システムおよび他のマルチワイヤ通信システム |
| EP3420461A4 (en) * | 2016-02-26 | 2019-08-28 | Micro Motion, Inc. | COMMUNICATION WITH TWO SLAVES OR MORE |
| US10331592B2 (en) * | 2016-05-28 | 2019-06-25 | Silicon Laboratories Inc. | Communication apparatus with direct control and associated methods |
| US20170371830A1 (en) * | 2016-06-28 | 2017-12-28 | Qualcomm Incorporated | Accelerated i3c master stop |
| US20180062887A1 (en) * | 2016-08-24 | 2018-03-01 | Qualcomm Incorporated | Using full ternary transcoding in i3c high data rate mode |
| US10713199B2 (en) * | 2017-06-27 | 2020-07-14 | Qualcomm Incorporated | High bandwidth soundwire master with multiple primary data lanes |
| US11159153B2 (en) | 2018-03-29 | 2021-10-26 | Nvidia Corp. | Data bus inversion (DBI) on pulse amplitude modulation (PAM) and reducing coupling and power noise on PAM-4 I/O |
| US10657094B2 (en) | 2018-03-29 | 2020-05-19 | Nvidia Corp. | Relaxed 433 encoding to reduce coupling and power noise on PAM-4 data buses |
| US11966348B2 (en) | 2019-01-28 | 2024-04-23 | Nvidia Corp. | Reducing coupling and power noise on PAM-4 I/O interface |
| US10599606B2 (en) | 2018-03-29 | 2020-03-24 | Nvidia Corp. | 424 encoding schemes to reduce coupling and power noise on PAM-4 data buses |
| US10768228B2 (en) * | 2018-04-05 | 2020-09-08 | Nxp B.V. | Communication circuitry integrity assessment |
| US10623200B2 (en) | 2018-07-20 | 2020-04-14 | Nvidia Corp. | Bus-invert coding with restricted hamming distance for multi-byte interfaces |
| TWI741417B (zh) * | 2019-11-28 | 2021-10-01 | 旺玖科技股份有限公司 | 積體電路匯流排即時偵測連接狀態的裝置及方法 |
| DE112020006082T5 (de) * | 2019-12-12 | 2022-10-27 | Sony Semiconductor Solutions Corporation | Kommunikationsvorrichtung und kommunikationssystem |
| KR102893061B1 (ko) * | 2020-09-07 | 2025-12-01 | 삼성전자주식회사 | 카메라의 신호 라인을 감소시킨 전자 장치 |
| WO2022050599A1 (ko) * | 2020-09-07 | 2022-03-10 | 삼성전자 주식회사 | 카메라의 신호 라인을 감소시킨 전자 장치 |
| US12347508B2 (en) | 2021-02-12 | 2025-07-01 | Nvidia Corp. | Error detection pin encoding scheme to avoid maximum transitions and further improve signal integrity on high speed graphic memory interfaces |
| US11366776B1 (en) * | 2021-04-13 | 2022-06-21 | Renesas Electronics America Inc. | Network device configuration based on slave device type |
| US12135607B2 (en) | 2022-03-18 | 2024-11-05 | Nvidia Corp. | Hardware-efficient PAM-3 encoder and decoder |
| US12132590B2 (en) | 2022-03-18 | 2024-10-29 | Nvidia, Corp. | Hardware-efficient PAM-3 encoder and decoder |
| CN119356548B (zh) * | 2024-12-23 | 2025-07-25 | 北京博电新力电气股份有限公司 | 一种用于触摸屏抗电磁干扰的硬件电路及控制方法 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3750021A (en) | 1971-06-14 | 1973-07-31 | Gte Automatic Electric Lab Inc | Data transmission employing correlative nonbinary coding where the number of bits per digit is not an integer |
| US5513334A (en) * | 1994-06-27 | 1996-04-30 | Microchip Technologies, Inc. | Memory device with switching of data stream modes |
| DE19637302A1 (de) | 1996-09-13 | 1998-04-02 | Dtm Data Telemark Gmbh | Verfahren und Vorrichtung zur Vergrößerung der Reichweite des Übertragungsweges zwischen Funktionseinheiten des ISDN-Teilnehmeranschlusses mit einer minimierten Bandbreite |
| GB9903900D0 (en) * | 1999-02-19 | 1999-04-14 | Digital Gramaphone And Wireles | Data encoding/decoding device and apparatus using the same |
| US6574233B1 (en) | 1999-04-09 | 2003-06-03 | Avaya Technology Corp. | Arrangement for redefining an interface while maintaining backwards compatibility |
| FR2795256A1 (fr) * | 1999-06-15 | 2000-12-22 | Koninkl Philips Electronics Nv | Systeme de transmission, recepteur, emetteur et dispositif d'interface pour interfacer un systeme parallele avec un emetteur recepteur de type data-strobe |
| DE10008081B4 (de) | 2000-02-22 | 2004-02-05 | Siemens Ag | Serielles Bussystem |
| US7835520B2 (en) | 2003-02-20 | 2010-11-16 | Zoran Corporation | Unique identifier per chip for digital audio/video data encryption/decryption in personal video recorders |
| US8301810B2 (en) * | 2004-12-21 | 2012-10-30 | Infortrend Technology, Inc. | SAS storage virtualization controller, subsystem and system using the same, and method therefor |
| US7953162B2 (en) * | 2006-11-17 | 2011-05-31 | Intersil Americas Inc. | Use of differential pair as single-ended data paths to transport low speed data |
| DE102007004044B4 (de) * | 2007-01-22 | 2009-09-10 | Phoenix Contact Gmbh & Co. Kg | Verfahren und Anlage zur optimierten Übertragung von Daten zwischen einer Steuereinrichtung und mehreren Feldgeräten |
| JP4407724B2 (ja) | 2007-06-18 | 2010-02-03 | ソニー株式会社 | 記録再生装置、記録再生方法、再生装置、再生方法 |
| DE502007002941D1 (de) * | 2007-08-23 | 2010-04-08 | Siemens Ag | Verfahren zur Datenübertragung |
| JP2009163531A (ja) * | 2008-01-08 | 2009-07-23 | Fujitsu Microelectronics Ltd | 割り込み管理機構およびマイクロコンピュータ |
| DE102008062865B4 (de) * | 2008-05-30 | 2016-09-22 | Continental Teves Ag & Co. Ohg | Serial-Peripheral-Interface-Schnittstelle mit verminderter Verbindungsleitungsanzahl |
| US8725208B2 (en) | 2008-11-05 | 2014-05-13 | Pixart Imaging Inc. | Serial transmission interface between an image sensor and a baseband circuit |
| CN101938433A (zh) * | 2009-07-03 | 2011-01-05 | 南京壹进制信息技术有限公司 | 高效有线通讯方法 |
| JP2011041059A (ja) * | 2009-08-12 | 2011-02-24 | Sony Corp | 符号化装置、情報処理装置、符号化方法、及びデータ伝送方法 |
| US8903000B2 (en) * | 2010-10-12 | 2014-12-02 | Panasonic Corporation | Transmission circuit, reception circuit, transmission method, reception method, communication system and communication method therefor |
| TWI581105B (zh) * | 2010-10-29 | 2017-05-01 | 威盛電子股份有限公司 | 積體電路及其控制方法 |
| JP5655562B2 (ja) * | 2010-12-28 | 2015-01-21 | ソニー株式会社 | 電子機器、電子機器の制御方法、送信装置および受信装置 |
| US8898358B2 (en) * | 2012-07-04 | 2014-11-25 | International Business Machines Corporation | Multi-protocol communication on an I2C bus |
| US9552325B2 (en) | 2013-06-12 | 2017-01-24 | Qualcomm Incorporated | Camera control interface extension bus |
-
2014
- 2014-06-11 US US14/302,362 patent/US9552325B2/en active Active
- 2014-06-11 US US14/302,359 patent/US9639499B2/en not_active Expired - Fee Related
- 2014-06-11 US US14/302,365 patent/US9582457B2/en not_active Expired - Fee Related
- 2014-06-12 EP EP14737416.9A patent/EP3008609B1/en not_active Not-in-force
- 2014-06-12 KR KR1020167000593A patent/KR101790900B1/ko active Active
- 2014-06-12 CN CN201480033472.5A patent/CN105283862B/zh not_active Expired - Fee Related
- 2014-06-12 EP EP14737419.3A patent/EP3008610B1/en not_active Not-in-force
- 2014-06-12 JP JP2016519659A patent/JP6257757B2/ja not_active Expired - Fee Related
- 2014-06-12 TW TW103120371A patent/TWI607318B/zh active
- 2014-06-12 WO PCT/US2014/042188 patent/WO2014201293A1/en not_active Ceased
- 2014-06-12 CA CA2911401A patent/CA2911401A1/en not_active Abandoned
- 2014-06-12 JP JP2016519656A patent/JP2016528588A/ja not_active Ceased
- 2014-06-12 CN CN201480033581.7A patent/CN105283863A/zh active Pending
- 2014-06-12 WO PCT/US2014/042182 patent/WO2014201289A1/en not_active Ceased
- 2014-06-12 CA CA2911404A patent/CA2911404A1/en not_active Abandoned
- 2014-06-12 KR KR1020167000592A patent/KR20160018781A/ko not_active Withdrawn
-
2017
- 2017-04-12 US US15/486,217 patent/US9811499B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2016528589A (ja) | 2016-09-15 |
| KR20160018781A (ko) | 2016-02-17 |
| CN105283862B (zh) | 2018-08-14 |
| TW201506634A (zh) | 2015-02-16 |
| CA2911404A1 (en) | 2014-12-18 |
| EP3008609B1 (en) | 2017-08-30 |
| CN105283862A (zh) | 2016-01-27 |
| WO2014201293A1 (en) | 2014-12-18 |
| KR101790900B1 (ko) | 2017-10-26 |
| US20140372644A1 (en) | 2014-12-18 |
| US20170220518A1 (en) | 2017-08-03 |
| EP3008610B1 (en) | 2017-08-30 |
| EP3008610A1 (en) | 2016-04-20 |
| US20140372643A1 (en) | 2014-12-18 |
| CA2911401A1 (en) | 2014-12-18 |
| TWI607318B (zh) | 2017-12-01 |
| US9639499B2 (en) | 2017-05-02 |
| US9811499B2 (en) | 2017-11-07 |
| US9552325B2 (en) | 2017-01-24 |
| US20140372642A1 (en) | 2014-12-18 |
| CN105283863A (zh) | 2016-01-27 |
| US9582457B2 (en) | 2017-02-28 |
| KR20160019103A (ko) | 2016-02-18 |
| JP2016528588A (ja) | 2016-09-15 |
| WO2014201289A1 (en) | 2014-12-18 |
| EP3008609A1 (en) | 2016-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6257757B2 (ja) | カメラ制御インターフェース拡張バス | |
| US9852104B2 (en) | Coexistence of legacy and next generation devices over a shared multi-mode bus | |
| JP6411480B2 (ja) | ＣＣＩｅプロトコルを介したエラー検出能力 | |
| US20150220472A1 (en) | Increasing throughput on multi-wire and multi-lane interfaces | |
| JP2017520053A (ja) | マルチプロトコルデバイスによって共有される動的調整可能なマルチラインバス | |
| KR20160147842A (ko) | 센서 글로벌 버스 | |
| JP2017500631A (ja) | 複数のスレーブデバイス識別子を有するカメラ制御スレーブデバイス | |
| JP2017511044A (ja) | エラー検出最適化を容易にするための共有バスを介したビット割振り | |
| KR20160066029A (ko) | 저전력 카메라 제어 인터페이스 버스 및 디바이스들 | |
| CN107408097A (zh) | 用于旧式和下一代设备在共享多模总线上共存的告别重置和重启方法 | |
| JP2018513635A (ja) | Ｎベース数から物理線状態シンボルへの転換方法 | |
| CN107077448A (zh) | 用于多模总线的同时边缘翻转免疫电路 | |
| US9490964B2 (en) | Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A529 | Written submission of copy of amendment under article 34 pct |
Free format text: JAPANESE INTERMEDIATE CODE: A529 Effective date: 20151209 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170518 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170518 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20170518 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20170605 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170724 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171023 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20171106 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171205 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6257757 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |