JP6126211B2 - 低電力状態からのレジューム時における処理システムの揮発性メモリからの再初期化 - Google Patents

低電力状態からのレジューム時における処理システムの揮発性メモリからの再初期化 Download PDF

Info

Publication number
JP6126211B2
JP6126211B2 JP2015515142A JP2015515142A JP6126211B2 JP 6126211 B2 JP6126211 B2 JP 6126211B2 JP 2015515142 A JP2015515142 A JP 2015515142A JP 2015515142 A JP2015515142 A JP 2015515142A JP 6126211 B2 JP6126211 B2 JP 6126211B2
Authority
JP
Japan
Prior art keywords
configuration information
processor
boot
processor device
volatile memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015515142A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015523645A5 (enExample
JP2015523645A (ja
Inventor
ウィリアム ルーク アンドリュー
ウィリアム ルーク アンドリュー
サイ ベルンチョ クリシュナ
サイ ベルンチョ クリシュナ
ジェイ． ブラノーバー アレキサンダー
ジェイ． ブラノーバー アレキサンダー
エドワード キッチン ポール
エドワード キッチン ポール
ペレス ロナルド
ペレス ロナルド
アローラ ソヌ
アローラ ソヌ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2015523645A publication Critical patent/JP2015523645A/ja
Publication of JP2015523645A5 publication Critical patent/JP2015523645A5/ja
Application granted granted Critical
Publication of JP6126211B2 publication Critical patent/JP6126211B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Stored Programmes (AREA)
  • Power Sources (AREA)
JP2015515142A 2012-05-30 2013-05-29 低電力状態からのレジューム時における処理システムの揮発性メモリからの再初期化 Active JP6126211B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
IN1637DE2012 2012-05-30
IN1637/DEL/2012 2012-05-30
US13/547,701 US9182999B2 (en) 2012-05-30 2012-07-12 Reintialization of a processing system from volatile memory upon resuming from a low-power state
US13/547,701 2012-07-12
PCT/US2013/043057 WO2013181220A1 (en) 2012-05-30 2013-05-29 Reinitalization of a processing system from volatile memory upon resuming from a low-power state

Publications (3)

Publication Number Publication Date
JP2015523645A JP2015523645A (ja) 2015-08-13
JP2015523645A5 JP2015523645A5 (enExample) 2016-07-14
JP6126211B2 true JP6126211B2 (ja) 2017-05-10

Family

ID=49671782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015515142A Active JP6126211B2 (ja) 2012-05-30 2013-05-29 低電力状態からのレジューム時における処理システムの揮発性メモリからの再初期化

Country Status (6)

Country Link
US (1) US9182999B2 (enExample)
EP (1) EP2856308A1 (enExample)
JP (1) JP6126211B2 (enExample)
KR (1) KR101959002B1 (enExample)
CN (1) CN104412224B (enExample)
WO (1) WO2013181220A1 (enExample)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI510903B (zh) * 2012-11-19 2015-12-01 Wistron Corp 電腦系統及資料回復方法
US9594567B2 (en) * 2013-02-21 2017-03-14 Dell Products, Lp Configuring a trusted platform module
JP6478562B2 (ja) 2013-11-07 2019-03-06 株式会社半導体エネルギー研究所 半導体装置
US10079019B2 (en) 2013-11-12 2018-09-18 Apple Inc. Always-on audio control for mobile device
US10587471B1 (en) * 2013-12-17 2020-03-10 Amazon Technologies, Inc. Criterion-based computing instance activation
CN105960633B (zh) * 2014-02-07 2020-06-19 株式会社半导体能源研究所 半导体装置、装置及电子设备
US9619377B2 (en) 2014-05-29 2017-04-11 Apple Inc. System on a chip with always-on processor which reconfigures SOC and supports memory-only communication mode
US9778728B2 (en) * 2014-05-29 2017-10-03 Apple Inc. System on a chip with fast wake from sleep
US10031000B2 (en) 2014-05-29 2018-07-24 Apple Inc. System on a chip with always-on processor
US20150362980A1 (en) * 2014-06-16 2015-12-17 Apple Inc. Always-On Processor as a Coprocessor
US9785447B2 (en) * 2014-06-27 2017-10-10 Intel Corporation System standby emulation with fast resume
US10055370B2 (en) * 2014-07-09 2018-08-21 Advanced Micro Devices, Inc. Method and apparatis for processor standby
US9479331B2 (en) * 2014-08-20 2016-10-25 Apple Inc. Managing security in a system on a chip (SOC) that powers down a secure processor
JP6180450B2 (ja) * 2015-02-02 2017-08-16 キヤノン株式会社 制御装置、制御装置の制御方法及びプログラム
US10037071B2 (en) * 2015-02-25 2018-07-31 Texas Instruments Incorporated Compute through power loss approach for processing device having nonvolatile logic memory
US10452594B2 (en) 2015-10-20 2019-10-22 Texas Instruments Incorporated Nonvolatile logic memory for computing module reconfiguration
CN105487865A (zh) * 2015-11-27 2016-04-13 山东超越数控电子有限公司 一种解决usb设备异常唤醒系统的方法
US10331203B2 (en) 2015-12-29 2019-06-25 Texas Instruments Incorporated Compute through power loss hardware approach for processing device having nonvolatile logic memory
CN107015847A (zh) * 2016-01-28 2017-08-04 扬智科技股份有限公司 电子装置及其工作模式切换方法
TWI615705B (zh) * 2016-05-31 2018-02-21 瑞昱半導體股份有限公司 於電腦系統中重置記憶體的方法
JP6723863B2 (ja) * 2016-08-01 2020-07-15 オリンパス株式会社 組み込みシステム、撮影機器及びリフレッシュ方法
US10990159B2 (en) * 2017-04-25 2021-04-27 Apple Inc. Architected state retention for a frequent operating state switching processor
US20190004818A1 (en) * 2017-06-29 2019-01-03 American Megatrends Inc. Method of UEFI Shell for Supporting Power Saving Mode and Computer System thereof
US10783252B2 (en) * 2017-08-23 2020-09-22 Qualcomm Incorporated System and method for booting within a heterogeneous memory environment
KR102406571B1 (ko) 2017-12-28 2022-06-08 삼성전자주식회사 디스플레이 장치 및 그 동작방법
US10643672B2 (en) * 2018-03-23 2020-05-05 Micron Technology, Inc. Memory with non-volatile configurations for efficient power management and operation of the same
US11550592B2 (en) * 2018-06-29 2023-01-10 Intel Corporation Methods and apparatus to utilize non-volatile memory for computer system boot
CN110727244B (zh) * 2019-03-18 2021-03-26 北京中鼎高科自动化技术有限公司 一种具备记忆启动模式的多轴运动控制系统及方法
US11042213B2 (en) * 2019-03-30 2021-06-22 Intel Corporation Autonomous core perimeter for low power processor states
FR3094830A1 (fr) * 2019-04-08 2020-10-09 Proton World International N.V. Circuit d'alimentation d'une mémoire volatile
US11112983B2 (en) * 2019-08-28 2021-09-07 Micron Technology, Inc. Recovery of memory device from a reduced power state
US11513970B2 (en) * 2019-11-01 2022-11-29 International Business Machines Corporation Split virtual memory address loading mechanism
US11494248B2 (en) * 2019-12-20 2022-11-08 Qualcomm Incorporated Warm mission-mode reset in a portable computing device
US10877541B1 (en) * 2019-12-30 2020-12-29 Micron Technology, Inc. Power delivery timing for memory
WO2021232396A1 (en) * 2020-05-22 2021-11-25 Intel Corporation Accelerating system boot times via host-managed device memory
US12260895B2 (en) * 2021-09-01 2025-03-25 Micron Technology, Inc. Apparatus with power-based data protection mechanism and methods for operating the same
CN115061558B (zh) * 2022-06-16 2023-08-15 飞腾信息技术有限公司 一种pcie设备的热复位方法、装置、存储介质及pcie设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5448521A (en) * 1993-11-12 1995-09-05 International Business Machines Corporation Connecting a short word length non-volatile memory to a long word length address/data multiplexed bus
JPH11161385A (ja) * 1997-11-28 1999-06-18 Toshiba Corp コンピュータシステムおよびそのシステムステート制御方法
US6571333B1 (en) 1999-11-05 2003-05-27 Intel Corporation Initializing a memory controller by executing software in second memory to wakeup a system
WO2004023299A2 (de) * 2002-08-30 2004-03-18 Philips Semiconductors Dresden Ag Verfahren zur initialisierung von programmierbaren systemen
US20040117318A1 (en) * 2002-12-16 2004-06-17 Grawrock David W. Portable token controlling trusted environment launch
CN100415085C (zh) * 2004-08-13 2008-09-03 中国海洋大学 利用二/四倍体嵌合体鲍进行多倍体育种的方法
EP1653331B8 (en) 2004-10-29 2012-03-14 ST-Ericsson SA An apparatus and method for entering and exiting low power mode
US7797523B2 (en) 2006-09-25 2010-09-14 Hewlett-Packard Development Company, L.P. Method and system of executing stack-based memory reference code
US20090204837A1 (en) * 2008-02-11 2009-08-13 Udaykumar Raval Power control system and method
US20090292934A1 (en) * 2008-05-22 2009-11-26 Ati Technologies Ulc Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
KR101602360B1 (ko) * 2009-07-14 2016-03-10 엘지전자 주식회사 시스템 고속 부팅 장치 및 방법
KR20110100466A (ko) * 2010-03-04 2011-09-14 삼성전자주식회사 휘발성 메모리 장치를 구비하는 시스템의 파워다운 방법
JP5994157B2 (ja) * 2011-07-26 2016-09-21 マーベル ワールド トレード リミテッド 即座にｏｎになるゼロ電力のハイバーネイトモード

Also Published As

Publication number Publication date
KR101959002B1 (ko) 2019-07-02
EP2856308A1 (en) 2015-04-08
US20130326206A1 (en) 2013-12-05
CN104412224B (zh) 2018-01-09
WO2013181220A9 (en) 2014-12-11
CN104412224A (zh) 2015-03-11
WO2013181220A1 (en) 2013-12-05
US9182999B2 (en) 2015-11-10
KR20150016331A (ko) 2015-02-11
JP2015523645A (ja) 2015-08-13
WO2013181220A8 (en) 2014-10-16

Similar Documents

Publication Publication Date Title
JP6126211B2 (ja) 低電力状態からのレジューム時における処理システムの揮発性メモリからの再初期化
US8910177B2 (en) Dynamic mapping of logical cores
US8438416B2 (en) Function based dynamic power control
CN103176943B (zh) 用于功率优化的多处理器同步的方法
US9262322B2 (en) Method and apparatus for storing a processor architectural state in cache memory
US20160077575A1 (en) Interface to expose interrupt times to hardware
US9395919B1 (en) Memory configuration operations for a computing device
TW445416B (en) Upgrade card for a computer system and method of operating the same
US9298243B2 (en) Selection of an operating point of a memory physical layer interface and a memory controller based on memory bandwidth utilization
CN110573991B (zh) 架构状态保留
CN113056729B (zh) 集成电路中的计算单元的编程和控制
CN112753069A (zh) 存储器时序参数的动态配置
US20040117743A1 (en) Heterogeneous multi-processor reference design
TW201430572A (zh) 針對記憶體映射組態分派處理器之技術
US20190004818A1 (en) Method of UEFI Shell for Supporting Power Saving Mode and Computer System thereof
KR101865990B1 (ko) 컴퓨터에서 운영 체제로부터 논리 프로세서를 은폐하기
CN110046126B (zh) 多核微处理器及其重新配置方法、计算机可读存储介质
CN108984464B (zh) 微处理器及在微处理器的处理核间同步的方法
CN110119363A (zh) 零功率状态下的低延迟引导
JP6196315B2 (ja) ストア再生ポリシー
US12332722B2 (en) Latency reduction for transitions between active state and sleep state of an integrated circuit
CN112912958A (zh) 使用内置自测控制器测试只读存储器
TWI599959B (zh) 支援不同韌體功能之電子裝置及其操作方法
Guide Preliminary BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 16h
JP2007087176A (ja) 論理回路の記憶素子検証手法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160524

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160524

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20160524

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20160620

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160628

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160927

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161101

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170314

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170406

R150 Certificate of patent or registration of utility model

Ref document number: 6126211

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250