JP6122152B2 - 分類コードを使用したソフトデータの判定 - Google Patents
分類コードを使用したソフトデータの判定 Download PDFInfo
- Publication number
- JP6122152B2 JP6122152B2 JP2015553731A JP2015553731A JP6122152B2 JP 6122152 B2 JP6122152 B2 JP 6122152B2 JP 2015553731 A JP2015553731 A JP 2015553731A JP 2015553731 A JP2015553731 A JP 2015553731A JP 6122152 B2 JP6122152 B2 JP 6122152B2
- Authority
- JP
- Japan
- Prior art keywords
- decoder
- codeword
- code
- ldpc
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 claims description 115
- 238000000034 method Methods 0.000 claims description 20
- 208000011580 syndromic disease Diseases 0.000 description 15
- 239000011159 matrix material Substances 0.000 description 10
- 238000012937 correction Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 5
- 230000014759 maintenance of location Effects 0.000 description 5
- 238000007792 addition Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 239000012634 fragment Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000001514 detection method Methods 0.000 description 3
- 238000007667 floating Methods 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005764 inhibitory process Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000009897 systematic effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 208000022569 Hypohidrotic ectodermal dysplasia-hypothyroidism-ciliary dyskinesia syndrome Diseases 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000011176 pooling Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000002459 sustained effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
- H03M13/098—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit using single parity bit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Error Detection And Correction (AREA)
- Mathematical Physics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Algebra (AREA)
- Pure & Applied Mathematics (AREA)
- Read Only Memory (AREA)
Description
U=[U1 U2…U32]。次に、CCコードワード(付加されたCCの3個のパリティ桁を伴う)は以下の形態である:
S5=S1+S2+S3、
S6=S1+S2+S4、
S7=S1+S3+S4、また
次に、S5、S6、及びS7を使用して、P1、P2、及びP3を以下のように得ることができる:
P1=S5+U21+U22+U23+U24、
P2=S6+U25+U26+U27+U28、
P3=S7+U29+U30+U31+U32。
シンドローム(ベクトル)[S1 S2…S7]は、C2のパリティチェックマトリックス、例えば、ハミングコードパリティチェックマトリックスによって乗じることができ、これは、先に述べたようにエラーである部分470を検出または識別するために使用することができる別のシンドロームをもたらす。
C(25)にビットエラーが存在すると仮定すると、C’は:
シンドロームは、[1100011]であり、エラーロケータは、[010]=2である。したがって、エラーロケータは、奇数のビットエラーを有する第2の部分を示す。この特定のCCコードは、奇数のビットエラーを有するただ1つの部分のみを位置付けることが可能である。この例は、エラーである2つの部分を有するため、これは、図5の578及び579に対応する。この場合、CC復号器は、正しい(エラーではない)部分6を誤認し、これは、部分6の誤りのあるビットにおける高い信頼性の関連付けをもたらすことになる。
Claims (16)
- 外符号コードワードの一片及び対応するCCパリティ桁を含むCCコードワードを受信し、少なくとも部分的に、前記対応するCCパリティ桁を使用して、前記外符号コードワードの一片に関連付けられるソフトデータを生成する、分類コード(CC)復号器と、
前記CC復号器に連結され、前記外符号コードワード及び前記ソフトデータの少なくとも一部に基づき符号化されたユーザデータを出力する外符号復号器と、
前記外符号復号器に連結され、前記符号化されたユーザデータの少なくとも一部に基づき、復号されたユーザデータを出力するECC符号化/復号構成要素と、を含み、
前記外符号復号器は、低密度パリティチェック(LDPC)反復復号器であり、前記外符号コードワードの前記一片は、LDPCコードワードの一片である、
装置。 - 前記CC復号器に連結されるメモリをさらに備え、前記CC復号器は、前記メモリのハード読み取りを介して前記CCコードワードを受信するように構成される、請求項1に記載の装置。
- 前記ソフトデータは、前記外符号コードワードの前記一片に関連付けられる信頼性値であり、前記信頼性値は、少なくとも部分的に、ハード読み取りを使用して判定される前記CCコードワードの桁に関して判定される対数尤度比(LLR)を含む、請求項1〜2のいずれかに記載の装置。
- 前記ソフトデータは、前記外符号コードワードの前記一片の一部分に関連付けられる信頼性値であり、前記CC復号器は、それぞれの信頼性値を、前記外符号コードワードの前記一片の前記一部分の各桁に関連付けるように構成される、請求項1〜3のいずれかに記載の装置。
- 前記外符号復号器は、前記外符号コードワードの復号において前記信頼性値を利用するように構成される、請求項4に記載の装置。
- 前記CCは、2つの代数コードのテンソル積である、請求項1に記載の装置。
- 外符号復号器は、フィードバックパスを介して前記CC復号器にハード決定をフィードバックするように構成され、前記CC復号器は、前記ハード決定を使用してソフトデータを判定するように構成される、請求項1に記載の装置。
- 方法であって、
第1の復号器に、低密度パリティチェック(LDPC)コードワードの一片及びCCパリティ桁を含むCCコードワードを受信することと、
前記第1の復号器を介して、少なくとも部分的にCCパリティ桁に基づいて、前記LDPCコードワードの前記一片に関連付けられるソフトデータを生成することと、
前記LDPCコードワードの前記一片及び前記ソフトデータを、前記第1の復号器から第2の復号器に提供することと、
前記第2の復号器を介して、少なくとも部分的に前記LDPCコードワードの前記一片及び前記ソフトデータからBCHコードワードを生成することと、
前記BCHコードワードを第3の復号器に提供することと、を含む、方法。 - 最大2反復動作する前記第2の復号器を介して、少なくとも部分的に、前記外符号コードワードの前記一片及び前記判定されたソフトデータに基づくデータを判定することをさらに含む、請求項8に記載の方法。
- 前記ソフトデータを判定することは、前記第2の符号器コードワードの前記一片の桁に関連付けられる信頼性値を判定することを含む、請求項9に記載の方法。
- 前記第1の復号器を介して、前記第1のコードパリティ桁からパリティチェックコード(C1)及びバイナリ代数コード(C2)を判定することをさらに含み、前記第1のコードパリティ桁は、C1及びC2のテンソル積から計算される、請求項9〜10のいずれかに記載の方法。
- 前記第1の復号器は、分類コード(CC)復号器であり、前記第2の復号器は、LDPC復号器であり、前記第3の復号器は、ECC符号化/復号構成要素である、請求項9〜11のいずれかに記載の方法。
- ユーザデータを受信し符号化されたユーザデータを出力するECC符号化/復号構成要素と、
前記符号化されたユーザデータを受信し前記符号化されたユーザデータ及び低密度パリティチェック(LDPC)パリティ桁を含むLDPCコードワードを出力するLDPC符号器と、
前記LDPCコードワードを複数の片に分割し、前記複数の片のそれぞれにCCパリティ桁を追加して複数のCCコードワードを生成して出力するCC符号器と、を備え、
前記CC符号器は、メモリへの前記CCコードワードの書き込みを制御するように構成される、装置。 - 前記ECC符号化/復号化要素は、前記LDPC符号器に連結されるボーズ・チョドーリ・オッケンジェム(BCH)符号器をさらに含み、前記LDPC符号器は、前記BCH符号器からBCHコードワードを受信し、前記CC符号器に前記LDPCコードワードを提供するように構成される、請求項13に記載の装置。
- 前記CC符号器は、前記外符号コードワードの前記一片の複数の部分の各々に関して、一桁パリティチェックコード(C1)の桁を判定するように構成され、前記CC符号器は、前記外符号コードワードの前記一片からバイナリ代数コード(C2)を判定するように構成される、請求項13〜14のいずれか一項に記載の装置。
- 前記CC符号器は、C1及びC2のテンソル積として前記CCを判定するように構成される、請求項15に記載の装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/746,195 US9065483B2 (en) | 2013-01-21 | 2013-01-21 | Determining soft data using a classification code |
US13/746,195 | 2013-01-21 | ||
PCT/US2013/074972 WO2014113161A1 (en) | 2013-01-21 | 2013-12-13 | Determining soft data using a classification code |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2016509420A JP2016509420A (ja) | 2016-03-24 |
JP6122152B2 true JP6122152B2 (ja) | 2017-04-26 |
Family
ID=51208747
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015553731A Active JP6122152B2 (ja) | 2013-01-21 | 2013-12-13 | 分類コードを使用したソフトデータの判定 |
Country Status (6)
Country | Link |
---|---|
US (2) | US9065483B2 (ja) |
EP (2) | EP2946386B1 (ja) |
JP (1) | JP6122152B2 (ja) |
KR (1) | KR101674339B1 (ja) |
CN (1) | CN104937669B (ja) |
WO (1) | WO2014113161A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9637264B2 (en) | 2010-01-28 | 2017-05-02 | Avery Dennison Corporation | Label applicator belt system |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9064575B2 (en) * | 2012-08-03 | 2015-06-23 | Micron Technology, Inc. | Determining whether a memory cell state is in a valley between adjacent data states |
US10108489B2 (en) * | 2015-10-28 | 2018-10-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for efficient soft data based flash memory data recovery |
US10204006B2 (en) * | 2015-10-28 | 2019-02-12 | Avago Technologies International Sales Pte. Limited | Systems and methods for side data based soft data flash memory access |
US10198316B2 (en) * | 2015-10-28 | 2019-02-05 | Avago Technologies International Sales Pte. Limited | Systems and methods for efficient flash memory access |
CN106816179B (zh) | 2015-11-30 | 2020-12-25 | 华为技术有限公司 | 一种闪存纠错方法和装置 |
JP2017175352A (ja) * | 2016-03-23 | 2017-09-28 | パナソニック株式会社 | ターボ等化装置およびターボ等化方法 |
US10176040B2 (en) * | 2016-04-05 | 2019-01-08 | Micron Technology, Inc. | Error correction code (ECC) operations in memory |
KR20170140931A (ko) | 2016-06-14 | 2017-12-22 | 에스케이하이닉스 주식회사 | 반도체장치 및 반도체시스템 |
KR20180033740A (ko) * | 2016-09-26 | 2018-04-04 | 에스케이하이닉스 주식회사 | 메모리 컨트롤러, 반도체 메모리 시스템 및 그것의 동작 방법 |
US20180175885A1 (en) * | 2016-12-19 | 2018-06-21 | Toshiba Memory Corporation | Hybrid LDPC-SEC/SECDED Decoding |
US10333554B2 (en) * | 2017-06-30 | 2019-06-25 | Samsung Electronics Co., Ltd. | Efficient generalized tensor product codes encoding schemes |
TWI645683B (zh) * | 2018-01-31 | 2018-12-21 | 大陸商深圳衡宇芯片科技有限公司 | 使用代數碼與ldpc碼的部分聯結編碼系統 |
CN108092673B (zh) * | 2018-02-10 | 2021-04-16 | 中国传媒大学 | 一种基于动态调度的bp迭代译码方法及系统 |
CN111756453A (zh) * | 2019-03-28 | 2020-10-09 | 创发信息科技(苏州)有限公司 | 通过一对双绞线或两对双绞线来传输的以太网通信系统 |
Family Cites Families (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5958048A (en) * | 1996-08-07 | 1999-09-28 | Elbrus International Ltd. | Architectural support for software pipelining of nested loops |
US5966412A (en) * | 1997-06-30 | 1999-10-12 | Thomson Consumer Electronics, Inc. | Apparatus and method for processing a Quadrature Amplitude Modulated (QAM) signal |
KR100693682B1 (ko) * | 1997-10-10 | 2007-03-09 | 콸콤 인코포레이티드 | 다중 사용자 통신 시스템의 다층 pn 코드 확산 |
DE69923970T2 (de) * | 1999-09-14 | 2006-04-27 | Lucent Technologies Inc. | Kanaldecodiereinrichtung und Verfahren zum Kanaldecodieren |
US6684367B1 (en) * | 2000-10-13 | 2004-01-27 | Agere Systems Inc. | Channel coding based on hidden puncturing for partial-band interference channels |
FR2816773B1 (fr) * | 2000-11-10 | 2004-11-26 | France Telecom | Module, dispositif et procede de decodage a haut debit, d'un code concatene |
US6587372B2 (en) | 2001-01-11 | 2003-07-01 | Micron Technology, Inc. | Memory device with multi-level storage cells and apparatuses, systems and methods including same |
KR100807466B1 (ko) * | 2003-06-18 | 2008-02-25 | 니폰덴신뎅와 가부시키가이샤 | 무선패킷 통신방법 |
US7071849B2 (en) | 2004-04-04 | 2006-07-04 | Guobiao Zhang | Fractional-Bit Systems |
US7516389B2 (en) * | 2004-11-04 | 2009-04-07 | Agere Systems Inc. | Concatenated iterative and algebraic coding |
US7861131B1 (en) * | 2005-09-01 | 2010-12-28 | Marvell International Ltd. | Tensor product codes containing an iterative code |
WO2007089165A1 (en) * | 2006-01-31 | 2007-08-09 | Intel Corporation | Iterative decoding of concatenated low-density parity-check codes |
US8848442B2 (en) | 2006-03-06 | 2014-09-30 | Sandisk Il Ltd. | Multi-bit-per-cell flash memory device with non-bijective mapping |
US7502254B2 (en) | 2006-04-11 | 2009-03-10 | Sandisk Il Ltd | Method for generating soft bits in flash memories |
US7934143B1 (en) * | 2006-04-24 | 2011-04-26 | Marvell International Ltd. | Parity insertion for inner architecture |
US8239735B2 (en) | 2006-05-12 | 2012-08-07 | Apple Inc. | Memory Device with adaptive capacity |
US8028216B1 (en) * | 2006-06-02 | 2011-09-27 | Marvell International Ltd. | Embedded parity coding for data storage |
US8190976B1 (en) * | 2006-08-07 | 2012-05-29 | Marvell International Ltd. | High-speed interface for holographic storage read channel |
JP2008065969A (ja) * | 2006-08-09 | 2008-03-21 | Fujitsu Ltd | 符号化装置、復号化装置、符号化方法、復号化方法および記憶装置 |
KR100833600B1 (ko) | 2006-08-25 | 2008-05-30 | 삼성전자주식회사 | 에러 정정 회로, 그 방법 및 상기 회로를 구비하는 반도체메모리 장치 |
TWI353521B (en) | 2006-09-28 | 2011-12-01 | Sandisk Corp | Soft-input soft-output decoder for nonvolatile mem |
US8166379B1 (en) | 2006-11-03 | 2012-04-24 | Marvell International Ltd. | Calculating soft information from a multi-level modulation signal |
US8059763B1 (en) | 2006-11-09 | 2011-11-15 | Marvell International Ltd. | Approximate soft-information computation in multi-level modulation signaling schemes |
US7814401B2 (en) | 2006-12-21 | 2010-10-12 | Ramot At Tel Aviv University Ltd. | Soft decoding of hard and soft bits read from a flash memory |
US8583981B2 (en) * | 2006-12-29 | 2013-11-12 | Marvell World Trade Ltd. | Concatenated codes for holographic storage |
US8065583B2 (en) | 2007-07-06 | 2011-11-22 | Micron Technology, Inc. | Data storage with an outer block code and a stream-based inner code |
US7848142B2 (en) | 2007-10-31 | 2010-12-07 | Micron Technology, Inc. | Fractional bits in memory cells |
US8335977B2 (en) * | 2007-12-05 | 2012-12-18 | Densbits Technologies Ltd. | Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated BCH codes and/or designation of “first below” cells |
US7656707B2 (en) | 2007-12-14 | 2010-02-02 | Intel Corporation | Systems and methods for discrete channel decoding of LDPC codes for flash memory |
US8533563B2 (en) * | 2008-03-31 | 2013-09-10 | Qimonda Ag | Memory read-out |
JP2009271956A (ja) * | 2008-04-30 | 2009-11-19 | Toshiba Corp | データ復号装置,データ再生装置,およびデータ復号方法 |
US8406048B2 (en) | 2008-08-08 | 2013-03-26 | Marvell World Trade Ltd. | Accessing memory using fractional reference voltages |
CN102203876B (zh) | 2008-09-30 | 2015-07-15 | Lsi公司 | 用于存储器器件的软数据生成的方法和装置 |
US8301979B2 (en) | 2008-10-07 | 2012-10-30 | Sandisk Il Ltd. | Low density parity code (LDPC) decoding for memory with multiple log likelihood ratio (LLR) decoders |
JP2010109468A (ja) * | 2008-10-28 | 2010-05-13 | Toshiba Corp | 復号器、メモリコントローラおよび半導体メモリ装置 |
US8321769B1 (en) | 2008-11-06 | 2012-11-27 | Marvell International Ltd. | Multi-parity tensor-product code for data channel |
US7787307B2 (en) | 2008-12-08 | 2010-08-31 | Micron Technology, Inc. | Memory cell shift estimation method and apparatus |
US20100220514A1 (en) | 2009-03-02 | 2010-09-02 | Lyric Semiconductor, Inc. | Storage devices with soft processing |
US8619474B2 (en) | 2009-09-10 | 2013-12-31 | Micron Technology, Inc. | Data line management in a memory device |
JP5523120B2 (ja) * | 2010-01-14 | 2014-06-18 | 三菱電機株式会社 | 誤り訂正符号化方法、誤り訂正復号方法、誤り訂正符号化装置、および、誤り訂正復号装置 |
KR101633048B1 (ko) | 2010-02-25 | 2016-06-24 | 삼성전자주식회사 | 메모리 시스템 및 그것의 데이터 처리 방법 |
US8700970B2 (en) | 2010-02-28 | 2014-04-15 | Densbits Technologies Ltd. | System and method for multi-dimensional decoding |
KR101541040B1 (ko) | 2010-03-12 | 2015-08-03 | 엘에스아이 코포레이션 | 플래시 메모리들을 위한 ldpc 소거 디코딩 |
US8775913B2 (en) | 2010-03-31 | 2014-07-08 | Lsi Corporation | Methods and apparatus for computing soft data or log likelihood ratios for received values in communication or storage systems |
US8332728B2 (en) | 2010-04-02 | 2012-12-11 | Skymedi Corporation | Method and apparatus of generating a soft value for a memory device |
US8996967B2 (en) * | 2010-08-06 | 2015-03-31 | Stmicroelectronics, Inc. | Rendering data write errors detectable |
US8595585B2 (en) * | 2010-08-20 | 2013-11-26 | Nec Laboratories America, Inc. | Reverse concatenated encoding and decoding |
US8243511B2 (en) | 2010-09-27 | 2012-08-14 | Seagate Technology Llc | Reuse of information from memory read operations |
US20120240007A1 (en) | 2010-10-20 | 2012-09-20 | Stec, Inc. | Ldpc decoding for solid state storage devices |
US8812939B2 (en) | 2011-01-28 | 2014-08-19 | Marvell World Trade Ltd. | Soft decoding systems and methods for flash based memory systems |
US8693258B2 (en) | 2011-03-17 | 2014-04-08 | Densbits Technologies Ltd. | Obtaining soft information using a hard interface |
WO2012164929A1 (ja) * | 2011-05-31 | 2012-12-06 | 三菱電機株式会社 | 誤り訂正符号化装置、誤り訂正復号装置、およびその方法 |
EP2536030A1 (en) * | 2011-06-16 | 2012-12-19 | Panasonic Corporation | Bit permutation patterns for BICM with LDPC codes and QAM constellations |
US8656257B1 (en) * | 2012-01-11 | 2014-02-18 | Pmc-Sierra Us, Inc. | Nonvolatile memory controller with concatenated error correction codes |
-
2013
- 2013-01-21 US US13/746,195 patent/US9065483B2/en active Active
- 2013-12-13 EP EP13871702.0A patent/EP2946386B1/en active Active
- 2013-12-13 JP JP2015553731A patent/JP6122152B2/ja active Active
- 2013-12-13 KR KR1020157022318A patent/KR101674339B1/ko active IP Right Grant
- 2013-12-13 WO PCT/US2013/074972 patent/WO2014113161A1/en active Application Filing
- 2013-12-13 CN CN201380071053.6A patent/CN104937669B/zh active Active
- 2013-12-13 EP EP19201893.5A patent/EP3614569A1/en not_active Ceased
-
2015
- 2015-06-09 US US14/734,483 patent/US9391645B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9637264B2 (en) | 2010-01-28 | 2017-05-02 | Avery Dennison Corporation | Label applicator belt system |
Also Published As
Publication number | Publication date |
---|---|
US20140208189A1 (en) | 2014-07-24 |
EP2946386A1 (en) | 2015-11-25 |
EP2946386A4 (en) | 2017-01-04 |
WO2014113161A1 (en) | 2014-07-24 |
US9065483B2 (en) | 2015-06-23 |
CN104937669B (zh) | 2019-02-22 |
EP3614569A1 (en) | 2020-02-26 |
US9391645B2 (en) | 2016-07-12 |
JP2016509420A (ja) | 2016-03-24 |
KR20150107862A (ko) | 2015-09-23 |
KR101674339B1 (ko) | 2016-11-08 |
US20150270855A1 (en) | 2015-09-24 |
EP2946386B1 (en) | 2020-02-05 |
CN104937669A (zh) | 2015-09-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6122152B2 (ja) | 分類コードを使用したソフトデータの判定 | |
US10860416B2 (en) | Tiered error correction code (ECC) operations in memory | |
TWI627634B (zh) | 記憶體中錯誤校正碼操作 | |
KR101645906B1 (ko) | 계층적 반복 에러 교정을 위한 종료 기준 | |
US11243838B2 (en) | Methods and apparatuses for error correction | |
US11170847B2 (en) | Determining soft data for fractional digit memory cells | |
US11431355B2 (en) | Error correction code (ECC) operations in memory for providing redundant error correction | |
US11106518B2 (en) | Failure mode study based error correction | |
TWI682399B (zh) | 操作記憶體之方法及用於錯誤率降低之設備 | |
US10855316B2 (en) | Error correction code (ECC) operations in memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160617 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160719 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20161018 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161115 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170213 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170321 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170330 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6122152 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |