JP6009688B2 - 動的に割り振られたダーティマスク空間を用いるメモリ管理 - Google Patents

動的に割り振られたダーティマスク空間を用いるメモリ管理 Download PDF

Info

Publication number
JP6009688B2
JP6009688B2 JP2015544069A JP2015544069A JP6009688B2 JP 6009688 B2 JP6009688 B2 JP 6009688B2 JP 2015544069 A JP2015544069 A JP 2015544069A JP 2015544069 A JP2015544069 A JP 2015544069A JP 6009688 B2 JP6009688 B2 JP 6009688B2
Authority
JP
Japan
Prior art keywords
cache memory
dirty
line
mask
memory line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015544069A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015535631A5 (enExample
JP2015535631A (ja
Inventor
リアン、ジアン
ユ、チュン
シュ、フェイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2015535631A publication Critical patent/JP2015535631A/ja
Publication of JP2015535631A5 publication Critical patent/JP2015535631A5/ja
Application granted granted Critical
Publication of JP6009688B2 publication Critical patent/JP6009688B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/604—Details relating to cache allocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2015544069A 2012-11-28 2013-10-28 動的に割り振られたダーティマスク空間を用いるメモリ管理 Expired - Fee Related JP6009688B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/687,761 US9342461B2 (en) 2012-11-28 2012-11-28 Cache memory system and method using dynamically allocated dirty mask space
US13/687,761 2012-11-28
PCT/US2013/067111 WO2014085002A1 (en) 2012-11-28 2013-10-28 Memory management using dynamically allocated dirty mask space

Publications (3)

Publication Number Publication Date
JP2015535631A JP2015535631A (ja) 2015-12-14
JP2015535631A5 JP2015535631A5 (enExample) 2016-08-12
JP6009688B2 true JP6009688B2 (ja) 2016-10-19

Family

ID=49551817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015544069A Expired - Fee Related JP6009688B2 (ja) 2012-11-28 2013-10-28 動的に割り振られたダーティマスク空間を用いるメモリ管理

Country Status (6)

Country Link
US (1) US9342461B2 (enExample)
EP (1) EP2926257B1 (enExample)
JP (1) JP6009688B2 (enExample)
KR (1) KR101662969B1 (enExample)
CN (1) CN104813293B (enExample)
WO (1) WO2014085002A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160026579A1 (en) * 2014-07-22 2016-01-28 Lsi Corporation Storage Controller and Method for Managing Metadata Operations in a Cache
KR102362239B1 (ko) 2015-12-30 2022-02-14 삼성전자주식회사 디램 캐시를 포함하는 메모리 시스템 및 그것의 캐시 관리 방법
US10585798B2 (en) * 2017-11-27 2020-03-10 Intel Corporation Tracking cache line consumption
US10705590B2 (en) * 2017-11-28 2020-07-07 Google Llc Power-conserving cache memory usage
US11099987B2 (en) * 2019-11-27 2021-08-24 Micron Technology, Inc. Bit masking valid sectors for write-back coalescing
US11630781B2 (en) * 2020-06-23 2023-04-18 Micron Technology, Inc. Cache metadata management
KR102806354B1 (ko) * 2020-08-31 2025-05-13 삼성전자주식회사 전자 장치, 시스템-온-칩, 및 그것의 동작 방법
JP7350699B2 (ja) * 2020-09-11 2023-09-26 株式会社東芝 ライトバックキャッシュ装置
CN112835532A (zh) * 2021-02-25 2021-05-25 上海壁仞智能科技有限公司 用于缓存控制的方法以及计算装置
KR102351237B1 (ko) 2021-04-29 2022-01-13 삼성전자주식회사 메모리 저장 장치 및 통신 시스템
US11681631B2 (en) * 2021-06-25 2023-06-20 Microsoft Technology Licensing, Llc Write-behind optimization of covering cache

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155824A (en) * 1989-05-15 1992-10-13 Motorola, Inc. System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address
US5802572A (en) * 1996-03-15 1998-09-01 International Business Machines Corporation Write-back cache having sub-line size coherency granularity and method for maintaining coherency within a write-back cache
JP3204295B2 (ja) * 1997-03-31 2001-09-04 日本電気株式会社 キャッシュメモリシステム
US6205521B1 (en) 1997-11-03 2001-03-20 Compaq Computer Corporation Inclusion map for accelerated cache flush
JP4434534B2 (ja) * 2001-09-27 2010-03-17 株式会社東芝 プロセッサ・システム
US7203798B2 (en) 2003-03-20 2007-04-10 Matsushita Electric Industrial Co., Ltd. Data memory cache unit and data memory cache system
US7127560B2 (en) * 2003-10-14 2006-10-24 International Business Machines Corporation Method of dynamically controlling cache size
EP1686484A4 (en) 2003-11-18 2008-10-15 Matsushita Electric Industrial Co Ltd CACHE MEMORY AND CONTROL PROCEDURE THEREFOR
KR100837479B1 (ko) 2003-12-22 2008-06-12 마쯔시다덴기산교 가부시키가이샤 캐시 메모리 및 그 제어 방법
CN100445944C (zh) * 2004-12-21 2008-12-24 三菱电机株式会社 控制电路以及控制方法
US20060143397A1 (en) 2004-12-29 2006-06-29 O'bleness R F Dirty line hint array for cache flushing
US7380070B2 (en) 2005-02-17 2008-05-27 Texas Instruments Incorporated Organization of dirty bits for a write-back cache
US20060274070A1 (en) 2005-04-19 2006-12-07 Herman Daniel L Techniques and workflows for computer graphics animation system
US8180968B2 (en) * 2007-03-28 2012-05-15 Oracle America, Inc. Reduction of cache flush time using a dirty line limiter
US7917699B2 (en) 2007-12-21 2011-03-29 Mips Technologies, Inc. Apparatus and method for controlling the exclusivity mode of a level-two cache
JP2011248389A (ja) * 2008-09-09 2011-12-08 Panasonic Corp キャッシュメモリ、キャッシュメモリシステム
TW201015319A (en) * 2008-09-17 2010-04-16 Panasonic Corp Cache memory, memory system, data copying method and data rewriting method
WO2010055494A1 (en) 2008-11-17 2010-05-20 Nxp B.V. A cache management policy and corresponding device
JP2012203560A (ja) * 2011-03-24 2012-10-22 Toshiba Corp キャッシュメモリおよびキャッシュシステム

Also Published As

Publication number Publication date
WO2014085002A1 (en) 2014-06-05
EP2926257B1 (en) 2019-06-26
KR20150091101A (ko) 2015-08-07
EP2926257A1 (en) 2015-10-07
CN104813293A (zh) 2015-07-29
US9342461B2 (en) 2016-05-17
US20140149685A1 (en) 2014-05-29
JP2015535631A (ja) 2015-12-14
CN104813293B (zh) 2017-10-31
KR101662969B1 (ko) 2016-10-05

Similar Documents

Publication Publication Date Title
JP6009688B2 (ja) 動的に割り振られたダーティマスク空間を用いるメモリ管理
US7949829B2 (en) Cache used both as cache and staging buffer
CN1126046C (zh) 包括多层次分级存储器体系的数据处理系统的高速缓存相关性协议
US7698508B2 (en) System and method for reducing unnecessary cache operations
US8234456B2 (en) Apparatus and method for controlling the exclusivity mode of a level-two cache
JP4128878B2 (ja) キャッシュ中のラインを投機的に無効にする方法とシステム
JP5583660B2 (ja) データ処理システムにおけるキャッシュ・コヒーレンス・プロトコル
CN101770429B (zh) 用于在硬件中保存有损失的元数据的元物理地址空间
USRE45078E1 (en) Highly efficient design of storage array utilizing multiple pointers to indicate valid and invalid lines for use in first and second cache spaces and memory subsystems
US20140089602A1 (en) System cache with partial write valid states
US20100325367A1 (en) Write-Back Coherency Data Cache for Resolving Read/Write Conflicts
CN103383672B (zh) 高速缓存控制以减少事务回滚
US7809889B2 (en) High performance multilevel cache hierarchy
CN1685320A (zh) 具有储存远程快取存在信息的处理器高速缓存的计算机系统
JPH09259036A (ja) ライトバックキャッシュおよびライトバックキャッシュ内で整合性を維持する方法
JPH11328015A (ja) 割振り解除方法およびデ―タ処理システム
JP4447580B2 (ja) 分散共有メモリマルチプロセッサシステムのための分割疎ディレクトリ
US12360903B2 (en) Cache coherence using dynamic coarse-grained tracking
TW202503501A (zh) 具有分解向量表的探聽濾波器
US20070168617A1 (en) Patrol snooping for higher level cache eviction candidate identification
US7380068B2 (en) System and method for contention-based cache performance optimization
CN100451994C (zh) 维持高速缓存协调性的微处理器、装置与方法
US7325101B1 (en) Techniques for reducing off-chip cache memory accesses

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150811

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150812

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160622

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160622

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20160622

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20160708

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160816

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160914

R150 Certificate of patent or registration of utility model

Ref document number: 6009688

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees